International Journal of Engineering and Manufacturing (IJEM)
IJEM Vol. 15, No. 4, 8 Aug. 2025
Cover page and Table of Contents: PDF (size: 860KB)
Enhanced Write Performance and Power Efficiency in Approximate Match CAM Using SAPON Low Power and Transmission Gate Logic
PDF (860KB), PP.39-50
Views: 0 Downloads: 0
Author(s)
Poornima G.
1,*
Soundarya N.
1
Index Terms
Content Addressable Memory, SAPON
Abstract
This project presents an architecture for approximate matching in Content Addressable Memory (CAM) systems, which are essential for search-intensive applications such as networking and genomic analysis. Traditional CAM designs often suffer from high power consumption and reduced performance. To address these challenges, this work proposes a low complexity sensing scheme that integrates transmission gate logic and a modified inverter architecture using the SAPON technique. The primary objective is to improve power efficiency and write ability in CAM systems. By incorporating the SAPON technique, the design significantly reduces power consumption, enhancing energy efficiency while maintaining high-speed functionality. Transmission gate logic improves write ability, facilitating smoother data operations, particularly in applications requiring approximate matching. The proposed design is thoroughly validated through extensive simulation using the GPDK 45nm library in Cadence Virtuoso. The results show substantial reductions in power consumption and delay, alongside improvements in performance. The optimized CAM architecture demonstrates high tolerance for mismatches, making it ideal for applications such as DNA sequencing and network routing. This CAM design provides a scalable and energy efficient solution for modern computing environments, where performance and low power consumption are critical. Overall, this design offers a reliable and energy-efficient solution for accelerating search operations in data-driven fields, positioning it as an advancement in content-addressable memory technology.
Cite This Paper
Poornima G., Soundarya N., "Enhanced Write Performance and Power Efficiency in Approximate Match CAM Using SAPON Low Power and Transmission Gate Logic", International Journal of Engineering and Manufacturing (IJEM), Vol.15, No.4, pp. 39-50, 2025. DOI:10.5815/ijem.2025.04.04
Reference
[1]E. Garzón, R. Golman, M. Lanuzza, A. Teman and L. Yavits, "A Low-Complexity Sensing Scheme for Approximate Matching Content-Addressable Memory," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 10, pp. 3867-3871, Oct. 2023, doi: 10.1109/TCSII.2023.3286257.
[2]K. Pagiamtzis et al., “A Soft-Error Tolerant Content-Addressable Memory (CAM) Using An Error-Correcting- Match Scheme,” in IEEE Custom Integrated Circuits Conference 2006, 2006, pp. 301–304.
[3]N. Arumugam, M. Shakthi Priya and S. Subramanian, "SAPON approach: A new technique for Low Power VLSI Design," 2021 IEEE 2nd International Conference on Applied Electromagnetics, Signal Processing, & Communication (AESPC), Bhubaneswar, India, 2021, pp. 1-6, doi: 10.1109/AESPC52704.2021.9708489.
[4]T. Dua, A. Rajput, A. Srinivasulu and R. Kumawat, "Area Efficient and Low Power Half Subtractor Using Transmission Gate CMOS Logic," 2022 IEEE Region 10 Symposium (TENSYMP), Mumbai, India, 2022, pp.1-6, doi: 10.1109/TENSYMP54529.2022.9864422.
[5]Kumara Shama “3T-SAPON technique to reduce Power Consumption,” Research Gate , October 2023Journal of Physics Conference Series 2571(1):012030, India, 2023, doi:10.1088/1742-6596/2571/1/012030.
[6]R. Kaplan et al., “BioSEAL: In-Memory Biological Sequence Alignment Accelerator for Large-Scale Genomic Data,” in Proceedings of the 13th ACM International Systems and Storage Conference, 2020, pp. 36–48.
[7]T. Dua, A. Rajput, A. Srinivasulu and R. Kumawat, "Area Efficient and Low Power Half Subtractor Using Transmission Gate CMOS Logic," 2022 IEEE Region 10 Symposium (TENSYMP), Mumbai, India, 2022, pp. 1-6, doi: 10.1109/TENSYMP54529.2022.9864422.
[8]E. Garz´on et al., “AM4: MRAM crossbar-based CAM/TCAM/ACAM/AP for in-memory computing,” IEEE J. Emerg. Sel. Top. Circuits Syst., vol. 13, no. 1, pp. 408–421, 2023.
[9]Z. Yang et al., “A Novel Computing-in-Memory Platform Based on Hybrid Spintronic/CMOS Memory,” IEEE Transactions on Electron Devices, vol. 69, no. 4, pp. 1698–1705, 2022.
[10]N. Mohan et al., “A low-power ternary CAM with positive-feedback match-line sense amplifiers,” IEEE Trans. Circuits Syst. I, vol. 56, no. 3, pp. 566–573, 2008.
[11]S. C. Krishnan et al., “Error-Correcting Codes for Ternary Content Addressable Memories,” IEEE Transactions on Computers, vol. 58, no. 2, pp. 275–279, 2009.
[12]E. Garz´on et al., “Hamming Distance Tolerant Content-Addressable Memory (HD-CAM) for DNA Classification,” IEEE Access, vol. 10, pp. 28 080–28 093, 2022.
[13]K. Pagiamtzis and A. Sheikholeslami, “Content-addressable memory (CAM) circuits and architectures: a tutorial and survey,” IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 712–727, 2006.
[14]M. Imani et al., “ACAM: Approximate Computing Based on Adaptive Associative Memory with Online Learning,” in Proc. of the 2016 Int. Symp. on Low Power Electronics and Design, 2016, p. 162–167.
[15]R. Hanhan et al., “EDAM: edit distance tolerant approximate matching content addressable memory,” in Proceedings of the 49th Annual International Symposium on Computer Architecture, 2022, pp. 495–507
[16]M. Rakka, M. E. Fouda, R. Kanj, A. Eltawil and F. J. Kurdahi, "Design exploration of sensing techniques in 2T- 2R resistive ternary CAMs", IEEE Trans. Circuits Syst. II Exp. Briefs, vol. 68, no. 2, pp. 762-766, Feb. 2021.
[17]K. Zhou et al., "The trend of emerging non-volatile TCAM for parallel search and AI applications", Chip, vol. 1, Jun. 2022.
[18]R. Kaplan, L. Yavits, R. Ginosar and U. Weiser, "A resistive CAM processing-in-storage architecture for DNA sequence alignment", IEEE Micro, vol. 37, no. 4, pp. 20-28, Aug. 2017.
[19]K. Pan, A. M. S. Tosson, N. Wang, N. Y. Zhou and L. Wei, "A novel 2T2R CR-based TCAM design for high-speed and energy-efficient applications", Proc. Great Lakes Symp. VLSI, pp. 33-38, Jun. 2022.
[20]S. Jeloka, N. B. Akesh, D. Sylvester and D. Blaauw, "A 28 nm configurable memory (TCAM/BCAM/SRAM) using push-rule 6T bit cell enabling logic-in-memory", IEEE J. Solid-State Circuits, vol. 51, no. 4, pp. 1009-1021, Apr. 2016.