Sachin Raghav

Work place: CEC Landran, Mohali/ECE Dept, Chandigarh, 140307, India



Research Interests: Digital Library


Sachin Raghav is a Post Graduate student of M.Tech VLSI at Chandigarh Engineering College Landran, Mohali, India. He completed his B.Tech degree in Electronics and Communication from ICL institute of Engineering and Technology, Ambala, India. His area of interest includes VLSI, Digital and Wireless communication.

Author Articles
Implementation of Fast and Efficient Mac Unit on FPGA

By Sachin Raghav Rinkesh Mittal

DOI:, Pub. Date: 8 Nov. 2016

Floating-point arithmetic operations on digital systems have become an important aspect of research in recent times. Many architecture have been proposed and implemented by various researchers and their merits and demerits are compared. Floating point numbers are first converted into the IEEE 754 single or double precision format in order to be used in the digital systems. The arithmetic operations require various steps to be followed for the correct and accurate steps. In the proposed approach a fast and area efficient Carry Select Adder are implemented along with the parallel processing of various units used in the architecture. The result also verifies the proposed approach that shows a decrement of 27 % in the combinational path delay with an increment of around 8% in the number of LUTs used.

[...] Read more.
Other Articles