Interfacing the Analog Camera with FPGA Board for Real-time Video Acquisition

Full Text (PDF, 313KB), PP.32-38

Views: 0 Downloads: 0


Sanjay Singh 1,* Anil Kumar Saini 1 Ravi Saini 1

1. CSIR – Central Electronics Engineering Research Institute (CSIR-CEERI) Pilani – 333031, Rajasthan, India

* Corresponding author.


Received: 22 Nov. 2013 / Revised: 27 Dec. 2013 / Accepted: 6 Feb. 2014 / Published: 8 Mar. 2014

Index Terms

Camera Interface, Video Interface for FPGA, Real-time Video Acquisition on FPGA


Advances in FPGA technology have dramatically increased the use of FPGAs for computer vision applications. The primary task for development of such FPGAs based systems is the interfacing of the analog camera with FPGA board. This paper describes the design and implementation of camera interface module required for connecting analog camera with Xilinx ML510 (Virtex–5 FXT) FPGA board having no video input port. Digilent VDEC1 video daughter card is used for digitizing the analog video into digital form. The necessary control logics for video acquisition and video display are designed using VHDL and Verilog, simulated in ModelSim, and synthesized using Xilinx ISE 12.1. Designed and implemented interfaces provide the real-time video acquisition and display.

Cite This Paper

Sanjay Singh, Anil K Saini, Ravi Saini,"Interfacing the Analog Camera with FPGA Board for Real-time Video Acquisition", IJIGSP, vol.6, no.4, pp.32-38, 2014. DOI: 10.5815/ijigsp.2014.04.04


[1]Vega-Rodrı´guez M A, Sa´nchez-Pe´rez J M, and Go´mez-Pulido J A, Recent advances in computer vision and image processing using reconfigurable hardware, Microprocessors and Microsystems, vol. 29, pp. 359-362, 2005.

[2]Meng H, Pears N E, and Bailey C, FPGA based video processing system for ubiquitous applications, Perspectives in Pervasive Computing, pp. 57-63, 2010. 

[3]Jiang H, Ardo H, and Owell V, A hardware architecture for real-time video segmentation utilizing memory reduction techniques, IEEE Trans. Circuits and Systems for Video Technology, vol. 19, no. 2, pp. 226-236, February 2009.

[4]Hohnston C T, Gribbon K T, and Bailey D G, Implementing image processing algorithms on PFGAs, Proceedings of the Eleventh Electronics New Zealand Conference ENGCon04, pp. 118 123, 2004.

[5]Video and Image Processing Design Using FPGAs. White Paper from Altera, 2007.

[6]Said Y, Saidani T, Smach F, Atri M, and Snoussi H. Embedded Real-time Video Processing System on FPGA. Proceedings of 5th International Conference on Image and Signal Processing. Agadir, Morocco. June 28-30, 2012. 

[7]Zhang B F, Yang Y, Zhu J C, and Li C. Embedded Real-time Image Processing System Based on DM6446+FPGA Architecture. Advanced Engineering Forum, 2012, 6-7: 542-546.

[8]Said Y, Saidani T, Smach F, and Atri M. Real-time Hardware Co-Simulation of Edge Detection for Video Processing System. Proceedings of 16th IEEE Mediterranean Electrotechnical Conference. Monastir, Tunisia. March 25-28, 2012. 

[9]Hiraiwa J, Vargas E, and Toral S. An FPGA based Embedded Vision System for Real-time Motion Segmenetation. Proceedings of 17th International Conference on Systems, Signals and Image Processing. Brazil. June 17-19, 2010. 

[10]Samanta S, Paik S, Gangopadhyay S, and Chakrabarti A. Processing of Image Data using FPGA-based MicroBlaze Core. Proceedings of International Conference on High Performance Architecture and Grid Computing. Chandigarh, India. July 19-20, 2012. 

[11]Xilinx FPGA Board Data Sheets, (From

[12]Singh S, Saini A K, Saini R, Mandal AS, Shekhar C, Vohra A, Real-time Video Acquisition and PTZ Camera Movement Control for FPGA based Automated Video Surveillance System, International Journal of Research & Reviews in Computer Science (IJRRCS), vol. 3, no. 2, pp. 1572-1575, 2012. 

[13]Digilent Video Decoder Board (VDEC1) Reference Manual (From Revision: 4/12/05.