Analysis of Resistance Parasitic of Single Wall CNT bundle with Copper for VLSI Interconnect

Full Text (PDF, 747KB), PP.1-10

Views: 0 Downloads: 0


Tarun Parihar 1,* Abhilasha Sharma 1

1. Department of ECE, Eternal University, Baru Sahib, H.P,173001, India

* Corresponding author.


Received: 18 May 2013 / Revised: 12 Jul. 2013 / Accepted: 10 Aug. 2013 / Published: 16 Sep. 2013

Index Terms

Interconnect, Copper (Cu), Carbon Nanotube, Single wall Carbon Nanotube (SWCNT), Multi Wall Carbon Nanotube (MWCNT), Mean free path (MFP)


The rapid technology advancement in VLSI leads to decreased in chip size to few nanometers. With such continues miniaturization of VLSI devices has strong impact on the VLSI technology in certain ways such as increase in resistance. The performances of ICs have been decreasing aggressively with increase in resistance, which furtherlead to increase interconnect delay thus becoming much more significant factor of problem. Thus traditional Copper interconnects have now become a significant performance delimiter due to increase in its resistance at Nano level. Thus to overcome from the limitation of Copper, Carbon Nanotubes have been proposed as a possible future replacement of Copper interconnect. Several different configuration of CNT proposed, out of which Single Wall CNT configuration has been received much attention for their unique characteristics and as a possible alternative to Cu interconnects in future ICs. In this paper we have compare the equivalent circuit model of Single wall CNTs against traditional Cu interconnectfor resistance parameter. For the first time an impact of length, width and mean free path on interconnect resistance is study at 22nm proving a CNT as strong replacement to Copper interconnect.

Cite This Paper

Tarun Parihar,Abhilasha Sharma,"Analysis of Resistance Parasitic of Single Wall CNT bundle with Copper for VLSI Interconnect", IJEM, vol.3, no.2, pp.1-10, 2013. DOI: 10.5815/ijem.2013.02.01


[1]DavoodFathi and BehjatForouzandeh, “Interconnect Challenges and Carbon Nanotube as Interconnect in Nano VLSI Circuits”.OnlineAvailable:http:// / books/ carbon nanotubes, 2010.

[2]nternational Technology Roadmap for Semiconductors, 2007.Online Available:

[3]Berkeley Predictive Technology Model (BPTM), 2010,

[4]A. G. Chiariello, A. Maffucci, G. Miano and F. Villone, High Frequency and Crosstalk Analysis of VLSI Carbon Nanotube Nano interconnects, 2009 IEEE.

[5]Barry J. Cox and James M. Hill “A polyhedral model for carbon nanotubes”, Nanomechanics Group School of Mathematics and Applied Statistics University of Wollongong Wollongong, Australia, SPIE—The International Society for Optical Engineering, 2007.

[6]C. Thiruvenkatesan and Dr. J. Raja, “Studies on the Application of Carbon Nanotube as Interconnects for Nanometric VLSI Circuits”,Second International Conference on Emerging Trends in Engineering and Technology, ICETET-09, IEEE 2009.

[7]H.Aghababa and Nasser Masoumi ,“Time-Domain Analysis of Carbon Nanotubes”, SPI 2008 IEEE.

[8]SudeepPasricha, NikilDutt, Fadi J. Kurdahi, “Exploring Carbon Nanotube Bundle Global Interconnects for Chip Multiprocessor Applications”, IEEE 22nd International Conference on VLSI Design, 2009.

[9]N. Srivastava, “Carbon Interconnects: Implications for Performance, Power Dissipation and ThermalManagement”,, 2005.

[10]H. Li, W.-Y. Yin, and J.-F. Mao, “Modeling of carbon nanotube interconnects and comparative analysis with Cu interconnects,” Proceedings of Asia-Pacific Microwave Conference, Dec. 2006, pp. 1361-1364.