Designing Counter Using Inherent Capability of Quantum-dot Cellular Automata Loops

Full Text (PDF, 1073KB), PP.22-28

Views: 0 Downloads: 0


Soheil Sarmadi 1,* Saeid Azimi 2 Shadi Sheikhfaal 3 Shaahin Angizi 3

1. Department of Electrical Engineering, University of South Florida, Tampa, FL, USA

2. Faculty of Computer and Information Technology Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran

3. Nanotechnology and Quantum Computing Laboratory, Shahid Beheshti University, G. C., Tehran, Iran

* Corresponding author.


Received: 12 Jun. 2015 / Revised: 15 Jul. 2015 / Accepted: 10 Aug. 2015 / Published: 8 Sep. 2015

Index Terms

Nanoelectronics, Quantum-dot Cellular Automata, Counter Design, QCA loop


Quantum-dot cellular automata presents a promising Nano-scale technology for replacement of conventional CMOS-based circuits. According to the significant role of counters in computing units, designing diverse types of counter circuits has attracted many attentions, so far. This paper presents a QCA-compatible single layer architecture for 4-bit counter circuit, however by generalizing the main idea, n-bit counter can be engendered in a similar way. The proposed circuit is designed without employing conventional flip-flops’ structures by allotting the distinct clock cycles to each counting unit. The comparison results with the best-reported structure reveal the superiority of our design in terms of circuit complexity and required layers for accessing to input and output cells. The proper output waveforms obtained by the QCADesigner tool proves the precise functionality of the proposed counter.

Cite This Paper

Soheil Sarmadi, Saeid Azimi, Shadi Sheikhfaal, Shaahin Angizi, "Designing Counter Using Inherent Capability of Quantum-dot Cellular Automata Loops", International Journal of Modern Education and Computer Science (IJMECS), vol.7, no.9, pp.22-28, 2015. DOI:10.5815/ijmecs.2015.09.03


[1]P. D. Tougaw and C. S. Lent, "Logical devices implemented using quantum cellular automata," Journal of Applied physics, vol. 75, pp. 1818-1825, 1994.
[2]C. S. Lent and P. D. Tougaw, "A device architecture for computing with quantum dots," Proceedings of the IEEE, vol. 85, pp. 541-557, 1997.
[3]K. Kim, K. Wu, and R. Karri, "Towards designing robust QCA architectures in the presence of sneak noise paths," in Proceedings of the conference on Design, Automation and Test in Europe-Volume 2, 2005, pp. 1214-1219.
[4]V. Vankamamidi, M. Ottavi, and F. Lombardi, "Two-dimensional schemes for clocking/timing of QCA circuits," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 27, pp. 34-44, 2008.
[5]X. Yang, L. Cai, X. Zhao, and N. Zhang, "Design and simulation of sequential circuits in quantum-dot cellular automata: Falling edge-triggered flip-flop and counter study," Microelectronics Journal, vol. 41, pp. 56-63, 2010.
[6]S. Angizi, S. Sarmadi, S. Sayedsalehi, and K. Navi, "Design and evaluation of new majority gate-based RAM cell in quantum-dot cellular automata", Microelectronics Journal 46(2015) 43-51.
[7]S. Angizi, K. Navi, S. Sayedsalehi, and A. H. Navin, "Efficient Quantum Dot Cellular Automata Memory Architectures Based on the New Wiring Approach," Journal of Computational and Theoretical Nanoscience, vol. 11, pp. 2318-2328, 2014.
[8]H. Aghababa, M. H. Yazdinejad, A. Afzali, and B. Forouzandeh, "Simplified quantum-dot cellular automata implementation of counters," in Devices, Circuits and Systems, 2008. ICCDCS 2008. 7th International Caribbean Conference on, 2008, pp. 1-4.
[9]K.Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, “QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata,” IEEE Trans. Nanotechnol., vol. 3, no. 1, pp. 26–31, Mar. 2004.
[10]S. Sarmadi, S. Sayedsalehi, M. Fartash, and S. Angizi, “A Structured Ultra-Dense QCA One-Bit Full-Adder Cell”, Quantum Matter 5, pp. 125-130, 2016.
[11]S. Sheikhfaal, S. Angizi, S. Sarmadi, M.H. Moaiyeri, and S. Sayedsalehi, “Designing efficient QCA logical circuits with power dissipation analysis”, Microelectronics Journal, 46(2015) 462-471.
[12]K. Walus and G. A. Jullien, “Design tools for an emerging SoC technology: Quantum-dot cellular automata”, Proceedings of the IEEE 94, 1225 (2006).
[13]G Varga, “Investigation of possibility of high temperature quantum dot cellular automata”, Journal of Physics: Conference Series 61, 1216 (2007).
[14]S. Sheikhfaal, K. Navi, S. Angizi, and A. Habibizad Navin, “Designing High Speed Sequential Circuits by Quantum- Dot Cellular Automata: Memory Cell and Counter Study”, Quantum Matter 4, pp. 190-197, 2016.
[15]S. Angizi, F. Danehdaran, S. Sarmadi, S. Sheikhfaal, N. Bagherzadeh, and K. Navi, “An Ultra-High Speed and Low Complexity Quantum-dot Cellular Automata Full Adder”, Journal of Low Power Electronics, Vol. 11, No. 2, pp. 173-180, 2015.
[16]S. Sayedsalehi, M. Azghadi, S. Angizi, and K. Navi, “Restoring and non-restoring array divider designs in Quantum-dot Cellular Automata”, Information sciences, 311, pp. 86-101, 2015.
[17]C. S. Lent and P. D. Tougaw, "A device architecture for computing with quantum dots," Proceedings of the IEEE, vol. 85, pp. 541-557, 1997.