Designing Counter Using Inherent Capability of Quantum-dot Cellular Automata Loops

Soheil Sarmadi  
Department of Electrical Engineering, University of South Florida, Tampa, FL, USA  
Email: sarmadi@mail.usf.edu

Saeid Azimi  
Faculty of Computer and Information Technology Engineering, Qazvin Branch, Islamic Azad University, Qazvin, Iran  
Email: s.azimi@qiau.ac.ir

Shadi Sheikhfaal and Shaahin Angizi  
Nanotechnology and Quantum Computing Laboratory, Shahid Beheshti University, G. C., Tehran, Iran  
Email: sh_sheikhfaal@ymail.com, sh.angizi@ipm.ir

Abstract—Quantum-dot cellular automata presents a promising Nano-scale technology for replacement of conventional CMOS-based circuits. According to the significant role of counters in computing units, designing diverse types of counter circuits has attracted many attentions, so far. This paper presents a QCA-compatible single layer architecture for 4-bit counter circuit, however by generalizing the main idea, n-bit counter can be engendered in a similar way. The proposed circuit is designed without employing conventional flip-flops’ structures by allotting the distinct clock cycles to each counting unit. The comparison results with the best-reported structure reveal the superiority of our design in terms of circuit complexity and required layers for accessing to input and output cells. The proper output waveforms obtained by the QCADesigner tool proves the precise functionality of the proposed counter.

Index Terms—Nanoelectronics, Quantum-dot Cellular Automata, Counter Design, QCA loop.

I. INTRODUCTION

Quantum-dot Cellular Automata (QCA) is introduced in order to be an alternative for conventional CMOS technology. Ongoing shrinkage in CMOS circuits’ dimensions has produced some vital issues such as leakage currents and high power consumption and eventually made them inefficient at Nano-scale architectures [1]. Not only QCA’s advent gives a solution for Nano-scale designing problems, but also its innovative and simple method for illustration of binary logics has attracted lots of attentions. Unlike the transistor-based technologies, QCA can operate based on Coulomb’s Interaction instead of current [2]. The basic unit in QCA is a cell composed of four dots and two excess electrons which lead to two stable states as the first concept of a digital system [3, 4].

Since the introduction of QCA, many studies have been performed to design various logical circuits based on this technology. For instance; declaring the design rules for robust QCA circuits [3], implementing full-adder cell [10,15], design of new Nano-scale devices such as five-input majority gate [6], designs for memory cells [5-8], power dissipation analysis [11] and also array divider designs [16] have been presented.

Much attentions are also paid to practical QCA implementations. A QCA cell can be implemented via four techniques (Metal-island, Molecular, semiconductor, and Magnetic) as is presented in [12]. An accurate operation in QCA circuits could be done in a temperature below 7 Kelvin which is necessary to distinguish between states in a QCA cell. However, many investigations have been made regards to the chance of increasing QCA circuit temperature [13]. These attempts showed that physical characteristics could be changed in order to implement QCA circuits with ability to work in different temperatures.

As is clear, the registers and counters are among the most significant widely used sequential circuits. Counters have a wide area of use which two of the most important ones are dividing frequency and counting pulse. Hence, many efforts for designing efficient counters are made by researchers with focusing on the implementation based on the conventional scheme used in digital designs [5]. However, the authors in [8] have introduced an innovative QCA-compatible design for counters using the inherent capability of QCA loop.

In this paper, with a deep look on the proposed implementation scheme in [8], a single layer and minimized structure for a 4-bit counter circuit is proposed.

The rest of this paper is organized as follow: section II provides a review on QCA basic concepts required for designing circuits. In section III, state-of-the-art designs for QCA counters are addressed. Our proposed design is introduced in Section IV. The simulation and comparison results are prepared in Section V. Two last sections (VI
II. QCA BACKGROUND

This section is allocated to QCA preliminaries such as wire, inverter and majority gate in addition to QCA clocking mechanism. As mentioned earlier, the fundamental unit in QCA area is a cell which is composed of four dots on the corners of a square shaped cell, plus two injected electrons. These electrons can be situated in any of the dots. As a result, sixteen different states can be gained for four sites and two electrons of opposite spins [2, 17]. After several displacement through tunnels among dots, two stable states would be gained which are named cell polarization. As is illustrated in Fig. 1(a), one of them is polarized to -1 which is equal to binary “0” and the other one is polarized +1 as the binary “1” [3]. By employing these two stable cells, all QCA elements and gates can be constructed. Fig. 1(b) shows a QCA wire which is constructed via placing several cells next to each other in a line. As a result, the input signal will be propagated cell to cell based on Columbic interaction.

A simple QCA inverter can be implemented using only two cells in a diagonal arrangement as is illustrated in Fig. 2. The input signal is injected to the gate from the left cell and the inverted input signal is propagated from the right cell [3].

One of the principal building blocks in QCA is a majority gate which is configurable for implementing different gates and circuits. As is shown in Fig. 3, a three-input majority voter is constructed of three input cells and one device cell. The main majority calculation based on the following equation (1) is performed in this cell. Another cell is applied as the output cell to propagate the majority polarization [2, 3].

\[ M(A, B, C) = AB + AC + BC \]  

QCA circuits can be synchronized by dividing into clock zones with at least two cells in each of them [3]. This property, enables the designers to implement parallel QCA circuits by employing a four-phase system (Switch, Hold, Release and Relax) which trace all the zones one after the other as is shown in Fig. 4. During the Switch phase, cell polarization would be changed based on the neighboring cell polarizations. In the Hold phase, cell polarization is high and as the result cell keeps its polarization and only can affect other cells which are determined in Switch phase. During the next two phases, cells lose their polarizations until the next Switch phase [4, 6]. As is noted in [3], a synchronized three-input majority gate with a robust structure can be achieved when the middle cells have been adjusted in a clock zone after the input cells and in a clock zone before output cell.
III. QCA COUNTER ARCHITECTURES

In this section, the previous designs for QCA counters are inspected. As is discussed in [5-8,14], designing memory elements using QCA cells provides a considerable optimization in contrast to conventional CMOS technology. A QCA loop containing four sequential clock zones (1 clock cycle) can be considered as a memory cell for storing one-bit data [5] (Fig. 5). The inherent capability of the QCA cells resulted in the QCA loop has streamlined the implementation of sequential circuits such as flip-flops [7]. Hence, several designs for diverse counters can be found in the literatures.

Most of the recently reported researches have focused on the implementation of counters based on one of four-type of flip-flops [5]. The authors of [5] have designed mod4, mod8 and mod16 counters using a new level sensitive JK flip-flop cascaded with a proper level converter to realize an edge triggered JK flip-flop. As is shown in Fig. 6, this single block occupies a large area about 0.14 μm² with 102 QCA cells, therefore, as reported in [5], a 4-bit counter consumes 1130 cells in 2.2 μm² area. As is illustrated in Fig. 7, another attempt has been made in [14] in which 90 cells are exploited for implementing a QCA JK flip-flop. Besides, this design takes over 0.1 μm² area, so a 4-bit counter consumes 652 cells in 0.74 μm² area.

The authors of [8] with neglecting commonly used flip-flops have proposed an approach for designing counters by employing the explicit attribute of QCA loop. In this approach, QCA loops with different transmission delays are employed to realize a digital counter. Nevertheless as is shown in Fig. 8, there are several disadvantages with the suggested 4-bit counter in [8] which decrease the practical aspect of this design. As is clear in this figure, the planned input and output cells are surrounded by the loops, so it is impossible to access them in a single layer. Moreover, the robustness of applied three-input majority gates is not considered which leads to increasing the noise effects on the circuit.
According to the above-mentioned concepts, two main approaches can be considered for counter implementation in QCA technology, conventional one with using efficient QCA flip-flops and new one using QCA loops. Apparently, the first approach uses up more QCA cell as well as area in contrast to second one. Conversely, the second approach consumes more clock cycles in comparison to conventional approach. As a result, there is a tradeoff between area and circuit latency parameters which should be taken into consideration upon using them in a distinct application.

IV. NEW IMPLEMENTATION FOR QCA COUNTERS

Targeting to present a QCA-compatible architecture for counter circuits, a new modified implementation for 4-bit counter is proposed in Fig. 9. The proposed circuit is implemented in one active layer with a considerable cell count optimization when compared to the prior designs in [5, 8, 14].

As is clear in Fig. 9, the proposed design consists of four loops which the output bits are generated after 1, 2, 4 and 8 clock cycle respectively and makes the delay of entire circuit as 8 clock cycles. As is mentioned earlier, this design is implemented in one layer which the input signal (Rst) and all the output signals (b3, b2, b1, and b0) are accessible in a single layer.

The detailed operation of the proposed circuit can be described as follow: After resting the circuit by applying binary ‘0’ then ‘1’ to Rst cell, first loop including a three-input majority gate and an inverter starts inversing itself continually in one clock cycle. Simultaneously, the second loop start inversing its stored data frequently but with 2 clock cycles delay. The third and fourth loops also act like first loop but with a 4 and 8-clock cycle delays.

Therefore, considering all loops’ outputs, we can see a frequency division (by two) in each successive loops. As an instance, the second QCA loop has the half frequency of the first loop and so on.

From the structural point of view, it should be mentioned that all the three-input majority gates take the advantage of having robust structure. Besides, by employing only one control signal, the hardware overhead due to the four control inputs (one input per each loop) is eliminated.

V. SIMULATION AND COMPARISON

We examine the proper functionality of our proposed structure using QCADesigner tool version 2.0.3 as a popular simulation tool in QCA studies [9]. Both simulation engines (Coherence vector and Bistable approximation) are used to analyze the output’s waveforms. Table I shows the applied parameters in Coherence vector engine. Fig. 10 proves our claim about the precise operation of the proposed 4-bit counter. As is obvious in the bus created from Binary outputs (b3b2b1b0), the counting operation is correctly performed. As mentioned earlier, according to the considered “0” value for Rst signal, the first meaningful waveform for all units is revealed after 8 clock cycles. The red square in this figure is considered to show all valid outputs.

Evidently, in the achieved simulation waveforms, b3 has the lowest rate of changes (from ‘0’ to ‘1’ and vice versa) with 8 clock cycles delay and b0 has the highest rate with 1 clock cycle. As noted earlier, the output frequencies of b3, b2, b1, and b0 are successively doubled due to their loop latencies. It is worth mentioning that the high-polarized output cells (b3, b2, b1, and b0) are achieved by considering at least two cells in each clock zones as shown in Fig. 9.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td>1.000000 K</td>
</tr>
<tr>
<td>Relaxation time</td>
<td>4.1356675e-14 s</td>
</tr>
<tr>
<td>Time Step</td>
<td>1.000000e-016 s</td>
</tr>
<tr>
<td>Total Simulation Time</td>
<td>7.000000e-011 s</td>
</tr>
<tr>
<td>Clock High</td>
<td>9.800000e-022 J</td>
</tr>
<tr>
<td>Clock Low</td>
<td>3.800000e-023J</td>
</tr>
<tr>
<td>Clock shift</td>
<td>0.000000e+000</td>
</tr>
<tr>
<td>Clock Amplitude Factor</td>
<td>2.000000</td>
</tr>
<tr>
<td>Radius of Effect</td>
<td>80.000000 nm</td>
</tr>
<tr>
<td>Relative Permittivity</td>
<td>12.900000</td>
</tr>
<tr>
<td>Layer Separation</td>
<td>11.500000 nm</td>
</tr>
</tbody>
</table>

The comparison result between our presented 4-bit counter and the proposed circuits in [5, 8, 14] is prepared in Table II. Clearly, our proposed single layer four-bit counter surpasses all previously published circuits from need-to-wire crossing point of view. Additionally, it consumes least QCA cells in comparison to other designs. Although the presented design in [8] takes over less area occupation in contrast to our design, it suffers from high number of control inputs and consumed cell.
Table 2. Comparison Results

<table>
<thead>
<tr>
<th>Design</th>
<th>Number of control inputs</th>
<th>Wire crossing</th>
<th>Complexity (cell)</th>
<th>Circuit area ($\mu m^2$)</th>
<th>Delay (clock cycle)</th>
</tr>
</thead>
<tbody>
<tr>
<td>In [5]</td>
<td>1</td>
<td>Yes</td>
<td>1130</td>
<td>2.2</td>
<td>7</td>
</tr>
<tr>
<td>In [14]</td>
<td>4</td>
<td>Yes</td>
<td>652</td>
<td>0.74</td>
<td>2</td>
</tr>
<tr>
<td>In [8]</td>
<td>4</td>
<td>Yes</td>
<td>232</td>
<td>0.20</td>
<td>8</td>
</tr>
<tr>
<td>Fig. 7</td>
<td>1</td>
<td>No</td>
<td>183</td>
<td>0.24</td>
<td>8</td>
</tr>
</tbody>
</table>

VI. CONCLUSION

In this paper, a novel efficient quantum-dot cellular automata 4-bit counter was proposed. This design was implemented based on a QCA-compatible approach without using the flip-flops as the main components. The presented design had distinguished superiorities over the best previously published circuits such as single layer accessibility to the input and output cells in addition to consuming less cell count. To authenticate the correct functionality of the proposed design, QCADesigner’s engines (Coherence vector and Bistable approximation) were employed and similar results were achieved.

VII. FUTURE WORKS

In this work, inherent capabilities of QCA technology motivates us to design high performance counter circuits. As discussed earlier, although our proposed design utilizes more clock cycles for calculating precise output in contrast to conventional counterpart designs, it likewise dominates them in different point of views such as number of consumed cell and area occupation. Therefore, applying the inherent capability of QCA loops for designing other single layer sequential circuits or memory-based elements can be considered as future works.
Fig. 10. Simulation Results of Proposed QCA 4-bit Counter

Authors’ Profiles

Soheil Sarmadi received his M.Sc. from Islamic Azad University of Arak, Arak, Iran at Computer Engineering department in 2015. He is currently working toward his Ph.D. degree in Electrical Engineering at the University of South Florida, Tampa, FL, USA. And also, he works as teaching assistant at USF. His main research interest lies in emerging Nano-scale technologies and is now more focused on Bioengineering.
Email: sarmadi@mail.usf.edu

Saeid Azimi received his B.Sc. degree in Computer Engineering at Islamic Azad University South Tehran Branch in 2013. He started M.Sc. degree in Computer Architecture at Islamic Azad University of Qazvin from 2013. He is research assistant at Computer Engineering, Islamic Azad University of Qazvin, Qazvin, Iran. His research interests include on High Speed Low Power VLSI Circuit Design, Emerging Technologies, mainly on Carbon Nanotube (CNT) and Quantum-dot Cellular Automata (QCA).
Email: s.azimi@qiau.ac.ir

Shadi Sheikhfaal received her B.Sc. in computer hardware engineering from Ardabil Branch of IAU, Ardabil, Iran in 2012 and her M.Sc. in computer engineering, computer architecture from Science and Research branch, IAU (East Azarbaijan campus), Tabriz, Iran in 2014. She is currently a research assistant at School of Computer Science of IPM and NQC Lab of Shahid Beheshti University, Tehran, Iran. Her research interests include low power design and nanoelectronic circuit design with emphasis on Quantum-dot cellular automata.
Email: sh_sheikhfaal@ymail.com

Shaahin Angizi received his B.Sc. in computer hardware engineering from South Tehran Branch, IAU, Tehran, Iran in 2012 and his M.Sc. in computer engineering, computer architecture from Science and Research branch, IAU (East Azarbaijan campus), Tabriz, Iran in 2014. He is currently a senior research assistant at Nanotechnology and Quantum Computing Laboratory of Shahid Beheshti University and School of Computer Science of IPM, Tehran, Iran. His research interests include high performance and low power VLSI designs and Nanoelectronics with emphasis on QCA.
Email: sh.angizi@ipm.ir