

# Analysis, Design and Realization of Negative Impedance Converter Circuit with Current Feedback Operational Amplifier

# Sami Durukan<sup>1</sup>, Asim Egemen Yilmaz<sup>1</sup>, Mahmut Keser<sup>2</sup>

<sup>1</sup>Department of Electrical and Electronics Engineering, Ankara University, Ankara, Turkey <sup>2</sup>R&D Dept. of Sekiza Defence and Aerospace Ind., Ankara, Turkey Email: sdurukan@ankara.edu.tr, aeyilmaz@eng.ankara.edu.tr, kmahmut@sekiza.com

Received: 12 December 2021; Revised: 21 January 2022; Accepted: 24 February 2022; Published: 08 April 2022

Abstract: Negative impedance converter (NIC) circuits are very interesting and beneficial building blocks with the capability of generating negative resistance, capacitance and/or inductance elements which do not exist as a singular electrical component in practice. They are commonly used for the impedance matching and parasitic element cancellation in electrically small antennas and amplifier circuits. In this study, a special kind of NIC circuit in HF band up to 30 MHz is analysed, designed and physically realised with a current feedback (CFB) operational amplifier (OPAMP) which is the core active element of the NIC circuit. The non-inverting terminal of CFB OPAMP is used for RF input signal with the elimination of DC offset voltage in the proposed NIC circuit. The negative impedance conversion capability of the circuit is theoretically proved and simulated first. This capability of CFB OPAMP to generate negative impedance is very important in high-frequency applications as they have low distortion and faster switching than that of voltage feedback (VFB) OPAMP. For the physical realizations, printed circuit board (PCB) is designed and manufactured on FR-4 dielectric material. Measurement results obtained from the realized circuit with resistive (100 $\Omega$ ) and capacitive (10pF) loads to be converted negatively showed that the negative impedance conversion performance of the circuit is very close to its theoretical behaviour in the lower HF frequencies generally in 3- 20 MHz band.

Index Terms: Negative Impedance Converter, Non-Foster Circuit, Matching, Current Feedback OPAMP.

# 1. Introduction

Negative impedance converter (NIC) circuits violate Foster's Reactance Theorem [1] because those circuits provide the negative values of resistance, capacitance and inductance. Thus, NIC circuits are also known as non-Foster circuits. In this regard, negative circuit elements generated by the NIC circuits are created in the input of a two-port system by negating its load impedance and transferring it to the input.

NIC circuits can be realized with active elements like vacuum tubes, BJTs, MOSFETs, Operational Amplifiers (OPAMP) or integrated circuit (IC) techniques in different circuit topologies and configurations. In this paper, a NIC circuit is specifically analysed, designed and physically implemented using current feedback (CFB) OPAMP to show its capability in generating negative impedance in high-frequency band between 3-30 MHz. In this manner, the differences and similarities of CFB and voltage feedback (VFB) OPAMPs are evaluated. Moreover, NIC circuit with a CFB OPAMP is designed and physically implemented that is able to generate negative resistance and capacitance. CFB OPAMPs are constructed using complementary bipolar IC technology so that they provide high-speed switching and low distortion characteristics as compared with VFB OPAMPs [29]. Therefore, implementations of CFB OPAMPs to design the NIC circuits shall provide more alternatives and flexibilities for the designers.

An important drawback of OPAMPs in terms of NIC realization is that the upper frequency limit of OPAMPs cannot exceed a few gigahertzes, and so it is lower than that of transistors [27]. Nevertheless, OPAMP based NIC circuits may be a good choice in HF, VHF and UHF band applications because of their simpler structure compared to transistorized NIC realizations. VFB OPAMPs usage are more common than CFB OPAMPs in the design of NIC circuits according to the reported studies in the literature. A Current feedback (CFB) OPAMP based NIC circuit generating negative inductance is presented in [28]. The inverting terminal of CFB OPAMP is used to realize the negative inductance conversion in the frequency range of 50-500 MHz, and a stabilization network including a resistor and an inductor are added to the NIC circuit which is reported in [28].

Non-inverting terminal of CFB OPAMP is used for RF signal input, and offset voltage elimination with a resistance in the input stage is presented in this proposed NIC circuit topology. Those are different approaches than that of the study in [28]. Simulation and test results obtained from the physical NIC circuit exhibited negative resistance and capacitance can be produced with CFB OPAMPs in the similar way as NIC circuits realized with VFB OPAMPs.

## 2. Literature Review

Design and realizations of NIC circuits go back to the first half of the 20<sup>th</sup> century. In the beginning, they were implemented using vacuum tubes. After the transistor era has begun, Linvill implemented the first transistorized NIC circuit [2]. He offered and described the grounded and floating types of NIC circuits with BJTs. NIC applications in the beginning were related with repeater, amplifier and filter circuits to reduce the signal loss. Nevertheless, NIC circuits can be used for the impedance matching of electrically small antennas (ESA) as well. This is because the impedance matching with NIC circuits are more advantageous than any matching with conventional passive circuits in terms of broadband matching. In this context, Sussman has given significant contributions to the matching of electrically small antennas with NIC circuits [3-6]. NIC circuit with CMOS technique using MOSFET transistors was realized by Brennan [7,8]. Moreover, some other NIC realizations with CMOS were published in [9,10]. In addition to the NIC realizations with discrete components, NICs can also be designed and produced with Monolithic Microwave Integrated Circuit (MMIC) Technology. NIC design and implementations with MMIC are reported in [12-14]. NIC technique can be applied to design integrated power amplifier circuits [15-17]. Additionally, NICs have some practical applications other than impedance matching of ESA like power electronics and wireless power transfer, which are reported in the papers [18-20]. The usage of OPAMPs is also popular in the realizations of NIC circuit [21-28]. The first NIC circuit realized with OPAMP is reported in [21] where the equivalent circuit configurations of NIC with OPAMP and the effects of non-ideal OPAMP on single OPAMP NIC realizations are discussed. In [22], some limitations of OPAMP based NIC circuits in terms of the matching capabilities of small antennas because of the parasitic components are described. Different OPAMPs based on NIC topologies are investigated and simulated [23,24]. In [25], OPAMPs finite gain and bandwidth effects on NIC performance are studied and experimentally analyzed. In [26], the effects of circuit pattern size on PCB for OPAMP based NIC circuits are analyzed with physical demonstrations showing that the smallest OPAMP packages should be selected to get the best performance. However, none of those studies has investigated the usage and effects of different OPAMP types like voltage feedback and current feedback for the NIC circuit realizations. The main objective of this study is to show NIC circuit design with CFB OPAMP in detail as in the case of voltage feedback types to benefit its high speed and low distortion features.

The paper is organized to provide theoretical analysis of the proposed NIC circuit in Section 2, practical circuit design and simulation results in Section 3, test and measurement results with the comparisons to the theoretical values in Section 4, and the conclusions in Section 5.

#### 3. Theory

Equivalent model of the NIC circuit by using CFB OPAMP is shown in Fig. 1 below. In this circuit,  $V_s$  and  $I_s$  indicate source voltage and current respectively,  $Z_{in}$  is the input impedance of the NIC circuit,  $V_o$  is the output voltage,  $I_z$  is the positive feedback current,  $I_+$  and  $I_-$  are the non-inverting input current and inverting input current of CFB OPAMP, respectively. In CFB OPAMPs, there is a unity gain buffer with very low output impedance ( $R_0$ ) between non-inverting and inverting inputs. T(i) is called open-loop trans-impedance gain, and it develops output voltage together with the error current *i* which is mirrored from the input current ( $i \approx I_+ \approx I_-$ ). When  $Z_L$  is unconnected from the circuit, the voltage gain equation for CFB OPAMP can be written as follows [29],

$$\frac{V_0}{V_s} = \frac{1 + \frac{R_2}{R_1}}{1 + \frac{R_2}{T(l)} \left(1 + \frac{R_0}{R_1} + \frac{R_0}{R_2}\right)}$$
(1)

If  $R_0 \ll R_1$ ,  $R_2$ , and T(i) are very high impedance ( $R_2 \ll T(i)$ ), so with the equality of  $V_s = V_+ = V_-$ , we can simplify the voltage gain equation in (1) as

$$\frac{V_0}{V_s} \approx 1 + \frac{R_2}{R_1} \tag{2}$$

The voltage gain equation in the case of VFB OPAMP is the same with the above derivation in (2). Hence, CFB OPAMP is similar to VFB OPAMP in terms of outer terminal relationship although their internal circuitry is different. When  $Z_L$  is placed, the Kirchhoff's Current Law for the input node of the circuit in Fig. 1 gives

$$I_Z + I_S = I_+ \tag{3}$$



Fig.1. Equivalent model of the NIC circuit with CFB OPAMP.

As non-inverting input current is very small in CFB OPAMPs, so we have  $I_S \approx -I_Z$ . Non-inverting and inverting input currents for LT1210 CFB OPAMP, which is used for the physical circuit realization of this study, are given between  $\pm 2\mu A$  and  $\pm 10\mu A$ . Therefore, we can assume this approximation. The relationship between input and output voltages can also be defined by considering the positive feedback through  $Z_L$  as

$$\frac{V_0 - V_S}{Z_L} = I_Z \tag{4}$$

If we substitute  $V_0$  in (4) with (2),

$$\frac{V_S(1+\frac{R_2}{R_1}) - V_S}{I_Z} = Z_L$$
(5)

Solving the equation with  $I_S \approx -I_Z$ , we get

$$Z_{\rm in} = \frac{V_S}{I_S} = -Z_L \frac{R_2}{R_1} \tag{6}$$

When  $R_1 = R_2$  in (6) above, "negative impedance conversion" with  $Z_{in} \approx -Z_L$  is obtained from the circuit. This is the important analytical result providing the negative impedance conversion capability of the proposed NIC circuit.

#### 4. Circuit Design and Realisation

In this study, Analog Devices LT1210 current feedback OPAMP [30] which has 35 MHz bandwidth with voltage gain  $(A_V) = 2$  and power supply  $(V_{CC}) = \pm 15V$  is used. The schematics of the NIC circuit, which is designed in Altium Designer, is shown in Fig. 2 below.

In this NIC circuit above, the connectors J1, J2, J3, J4 and J5 represent positive power supply, ground connection, RF input, RF output and negative power supply connections respectively. The RF signal is applied from the non-inverting input (terminal 2) of CFB OPAMP. So, feedback resistors R1 and R2 which develop closed loop gain are connected to inverting input (terminal 1) of CFB OPAMP. The voltage gain of this circuit is  $2 (\approx 3 \text{ dB})$  with R1 = R2 =  $665\Omega$ . The components C1-C6 are decoupling capacitors providing noise filtering. The components C7 and C8 are AC coupling capacitors to block DC voltages that are associated with the RF source voltage. The parallel resistor R4 =  $330\Omega$  is included between OPAMP input and ground to provide a path for the DC bias current. If this resistor is not used in this kind of circuit, OPAMP cannot work properly, so it cannot provide gain as expected. This is because the offset voltage in the input section of OPAMP caused by input bias currents is amplified by the closed loop DC gain of the OPAMP instead of AC signal applied in the input. The optimum value of R4 is chosen as  $330\Omega$  that is the parallel value of the feedback resistors R1 and R2 [31]. This is an important solution for this kind of NIC circuit to function correctly. The resistor R3 =  $100\Omega$  is the load that is to be converted to its negative value as a main purpose of this

circuit. Because of this positive feedback connection with resistor R3, offset voltage amplification problem occurs again in the circuit. To eliminate this problem, 5nF serial capacitor C9 is connected to R3 to block DC voltage at the output of OPAMP, so this prevents DC voltage feedback from the output to the non-inverting input of OPAMP.



Fig.2. Schematics of NIC circuit realized with Analog Devices LT1210 CFB OPAMP.

The AC simulation of the circuit has been performed in AWR Design Environment which is shown in Fig. 3 below with no DC power supply sections. The result of the simulation with the ideal components including resistive and capacitive loads is shown in Fig. 4 and Fig. 5 below respectively. In the simulated circuit in Fig.3, the load to be converted to its negative value is the 100 $\Omega$  resistor that is R3. It can be seen from the input impedance vs. frequency curve that  $Z_{in}$  is around -143 $\Omega$  in 1-30 MHz frequency band for the resistive load. This is the parallel resistance value of -100 $\Omega$  and R4 = 330 $\Omega$  (-100 $\Omega$ //330 $\Omega$ ) has shown in Fig. 8 below. So, the circuit is functioning in the simulation as expected.



Fig.3. Simulated NIC circuit using ideal OPAMP and passive elements without DC sub-blocks in AWR Design Environment.



Fig.4. Simulated input impedance vs. frequency curve of the NIC circuit with resistive load.

The NIC circuit is also verified in AWR simulator with a capacitive load by replacing the 100 $\Omega$  resistance with a 5pF capacitance. As we know the reactance of a capacitance is  $X_c = 1/j\omega C$ , so 5pF capacitor has the reactance values -3,1 $\Omega$  in 10 MHz and -1,5 $\Omega$  in 20 MHz. The input impedance vs frequency curve is shown in Fig. 5 below. It can be seen from the curve that the NIC circuit converts the capacitive load to its negative value by generating the reactance as +3,1 $\Omega$  in 10 MHz and +1,5 $\Omega$  in 20 MHz in the simulation with the ideal components.



Fig.5. Simulated input impedance vs. frequency curve of the NIC circuit with capacitive load.

For the fabrication of this NIC circuit, printed circuit board (PCB) was designed in Altium Designer with FR-4 dielectric material. Total thickness of PCB is 1.4 mm with three layers. The width of RF path is 1 mm to provide  $50\Omega$  impedance in HF band on FR-4 material together with  $50\Omega$  SMA connectors in RF input and output both. The shutdown terminal (pin 3) of CFB OPAMP is connected to ground as it is not used. The compensation terminal (pin 5) is left open as it is used only for capacitive loads. The complete layout of the NIC circuit's PCB is shown in Fig. 6 below.



Fig.6. Layout of the fabricated PCB for the proposed NIC circuit.

## 5. Test and Measurements

The fabricated PCB and its test setup are shown Fig. 7 below. For the impedance, voltage and gain measurements, R&S ZNB20 Vector Network Analyzer (VNA) and Tektronix TBS2000B instruments were used. The supply current of the circuit was measured as 35 mA in both positive and negative supply paths while power supply is  $\pm 15$ V. The voltage gain of the circuit was also measured when there is no resistor R3 that will be converted to its negative value. It is expected that the circuit should work as a regular amplifier and provide 3dB voltage gain if R3 is removed.



Fig.7. Fabricated PCB and test setup with VNA.

The input and output voltage waveforms, which were measured from the produced NIC circuit using an oscilloscope, are shown in Fig. 8 below, respectively. 8 MHz sine wave with 1 V peak-to-peak amplitude which is shown in yellow was applied in the input, and the sine wave with around 2V peak-to-peak amplitude was obtained in the output. It can be seen from the curves that the voltage gain of the circuit is around 3dB as  $R1 = R2 = 665\Omega$ . As a result, it is verified that the circuit is functioning as expected.



Fig.8. Signal waveforms of input and output of NIC circuit. The signal in yellow is input, the signal in turquoise is output.

For the negative impedance conversion performance of the circuit, the input impedance was measured after R3 is placed. The equivalent circuit in the input stage of NIC circuit with the addition of  $R4 = 330\Omega$  is shown in Fig. 9 below. As it is seen from the NIC circuit model in Fig. 1 that it is able to produce the negative value of R3 in its input port. Because of the parallel resistor R4 for the OPAMP offset elimination, the equivalent circuit appears to be as in Fig. 9.



Fig.9. Equivalent circuit with the addition of resistor R4.

The equivalent resistance of R4//R3  $\approx$  -143 $\Omega$ , so we should measure the real part of input impedance around - 143 $\Omega$  in the input stage of the NIC circuit. The input impedance vs frequency curves, which were measured by using two-port VNA, are shown in Fig. 10 and Fig. 11 below. Those curves in Fig. 10 and Fig. 11 below indicate the raw data directly taken from the VNA with no filtering.



Fig.10. Input impedance of the NIC circuit with  $100\Omega$  resistive load to be converted negatively.

The negative resistance conversion performance of the circuit is better in the lower frequencies as can be seen in the chart above. The circuit provides negative resistance conversion capability up to 25 MHz. This is close to the 30 MHz bandwidth of LT1210 CFB OPAMP.

Fig. 11 shows the imaginary parts of the input impedance of the NIC circuit for the 10pF load. The circuit provides negative conversion capability for the capacitive load up to around 20 MHz. However, its negative impedance conversion performance is not as accurate and precise as in the case of resistive load especially in the upper HF band as can be seen in the curve in Fig. 11. The negative impedance conversion capability of the NIC circuit with capacitive load disappears in the frequency range above 20 MHz, and it produces unexpected reverse peak. The reasons for this deflection in the case of capacitive load are transmission line parasitic elements, PCB material inhomogeneity, non-ideal passive components used in the physical circuit, etc. Those are much more disruptive over input impedance in the case of capacitive load because of the frequency-dependent parasitic effects.



Fig.11. Input impedance of the NIC circuit with 10 pF capacitive load to be converted negatively.

## 6. Conclusion

In this study, we have presented the analysis, design and physical realization results of negative impedance converter circuit with CFB OPAMP. We theoretically demonstrated the capability of CFB OPAMPs for their usage in the NIC circuits. The circuit has been designed and realised physically on a PCB. Test results showed that it is able to generate negative resistance and negative capacitance by converting its load which is connected in the positive feedback of OPAMP. This is important especially for the matching circuits used in the HF band as it provides more alternatives and flexibilities for the designers in terms of CFB OPAMP usage in the design of NIC circuits. More efforts shall be performed for the CFB NIC with capacitive and inductive loads to get better negative impedance conversion results in the ongoing works.

## Acknowledgments

The authors would like to thank Scientific Research Projects Department of Ankara University that supported this work financially with the project no 21L0443007.

## References

- R. M. Foster, "A reactance theorem," *Bell System Technical Journal*, vol. 3, p. 259-267, 1924, doi:10.1002/j.1538-7305.1924.tb01358.x.
- [2] J. G Linvill, "Transistor negative impedance converter," *Proceedings of the I.R.E.*, vol. 41, p. 725–729, 1953, doi: 10.1109/JRPROC.1953.274251.
- [3] S. E. Sussman-Fort, "Matching network design using Non-Foster Impedances," *Wiley Periodicals*, vol. 16, p. 135-142.2005, doi: 10.1002/mmce.20118.
- [4] S. E. Sussman-Fort, and R. M. Rudish, "Non-Foster impedance matching for transmit applications", *IEEE Int. Conf. on Antenna Technology, Small Antennas and Novel Metamaterials*, p. 53-56, 2006, doi: 10.1109/IWAT.2006.1608973.
- [5] S. E. Sussman-Fort, and R. M. Rudish, "Non-Foster impedance matching of electrically-small antennas to transmitters", *Antenna Applications Symposium*, vol. II, p. 326-342, 2008.
- [6] S. E. Sussman-Fort, and R. M. Rudish, "Non-Foster impedance matching of electrically small antennas," *IEEE Trans. Antennas Propag.*, vol. 57, no. 4, p. 2230-2241, 2009, doi: 10.1109/TAP.2009.2024494.
- [7] R. L. Brennan, "The emergence of the negative impedance converter in CMOS integrated circuits," Univ. of Waterloo, 1986.
- [8] R. L. Brennan, T. R. Viswanathan, J. V. Hanson, "The CMOS negative impedance converter", *IEEE Journal of Solid-State Circuits*, vol. 23, no. 5, p. 1272–1275. 1988, DOI: 10.1109/4.5957.
- [9] S.I. Liu, H.W. Tsao, J. Wu, M.O. Yang, J.H. Tsay, "New CMOS/NIC-based MOSFET-C filters", *IEEE Electronic Letters*, vol. 27, no. 9, p. 772–774, 1991, doi: 10.1049/el:19910480.
- [10] K. Tabei, et al, "Realization of highly linear MOS circuits using negative impedance converters", *IEEE Electronic Letters*, vol. 27, no. 16, p. 1416–1417, 1991, doi: 10.1049/el:19910888.
- [11] E. Hancioglu, and A.U. Keskin, "CMOS NIC using unity gain cells," *The 16th International Conference on Microelectronics*, p. 309-312, 2004, doi: 10.1109/ICM.2004.1434275.
- [12] A. Brucher, P. Meunier, B. Jarry, P. Guillon, and S. E. Sussman-Fort, "Negative resistance monolithic circuits for microwave planar active filter losses compensation", 25th European Microwave Conference. Bologna, Italy, p. 910–915, 1995, doi: 10.1109/EUMA.1995.337094.
- [13] A. Brucher, P. Meunier, C. Cenac, B. Jarry, and P. Guillon, "Broadband and tunable negative monolithic circuits for microwave active filters compensation" *IEEE Microwave and Millimeter-wave Monolithic Circuits Symposium*, Orlando, USA, p. 745–748. 1995, doi: 10.1109/MCS.1995.470955.
- [14] S. Kolev, and B. Delacressonniere, J.L. Gautier, "Using a negative capacitance to increase the tuning range of a varactor diode in MMIC technology", *IEEE Transactions on Microwave Theory and Techniques*, vol. 49, no. 12, p. 2425–2430. 2001, doi: 10.1109/22.971631.
- [15] S. Lee, H. Park, K. Choi, and Y. Kwon, "A broadband GaN pHEMT power amplifier using non-Foster matching" IEEE Transactions on Microwave Theory and Techniques, vol. 63, no. 12, p. 4406-4414, 2015, doi: 10.1109/TMTT.2015.2495106.
- [16] C. N. Akwuruoha, Z. Hu, Y. J. Licea, "Microstrip non-Foster circuit high efficiency high power class-J GaN HEMT amplifier", *IEEE International Conference on Microwaves, Antennas, Communications and Electronic Systems (COMCAS)*, Tel-Aviv, Israel, 2017. DOI: 10.1109/COMCAS.2017.8244853.
- [17] R. Tagawa, Y. Takahashi, "5.3 GHz, 69.6 dBΩ transimpedance amplifier with negative impedance converter", *International Symposium on Intelligent Signal Processing and Comm. Sys. (ISPACS)*. Ishigaki, Japan, p. 396-400, 2018, doi: 10.1109/ISPACS.2018.8923431.
- [18] X. Danting, K. Sitthisak, L. Chi-Kwan, "Study of negative impedance and its applications to power electronics," 7th International Conference on Power Electronics Systems and Applications - Smart Mobility, Power Transfer & Security (PESA), Hong Kong, China, 2017. doi: 10.1109/PESA.2017.8277779.
- [19] T. H. Kim, K. Sitthisak, L. Chi-Kwan, "High Q-factor coil with transistorized negative impedance converter for mobile applications," *IEEE Wireless Power Transfer Conference (WPTC)*, London, UK, p. 63-66, 2019, doi: 10.1109/WPTC45513.2019.9055596.
- [20] T. H. Kim, G. H. Yun, W. Lee, J-G. Yook, "Highly efficient WPT system with negative impedance converter for Q-factor improvement," *IEEE Access*, vol. 7, 2019, doi: 10.1109/ACCESS.2019.2933004.

- [21] K. Soundararajan, K. Ramakrishna, "Non-ideal Negative Resistors and Capacitors Using an Operational Amplifier", *IEEE Transactions on Circuits and Systems*, vol. 22, no. 9, p. 760-763, 1975, doi: 10.1109/TCS.1975.1084115.
- [22] Y. Shen, T. H. Chio, "Limitation of negative impedance converter using operational amplifier for matching electrically small antenna", *IEEE Antennas and Propagation Society International Symposium (APSURSI)*, Orlando, USA, p. 1962-1963, 2013, doi: 10.1109/APS.2013.6711639.
- [23] Y. Horii, S. Takagi, "Theoretical study on stable broadband non-foster negative capacitors yielded by parasitic reactance of an operational amplifier", 9th International Congress on Advanced Electromagnetic Materials in Microwaves and Optics, Oxford, UK, p. 109-111, 2015, doi: 10.1109/MetaMaterials.2015.7342539.
- [24] S. Yamanaka, K. Matsumoto, Y. Horii, "Theoretical study on operational-amplifier-based negative impedance converters with symmetrically allocated impedance elements", *Asia-Pacific Microwave Conference*, Nanjing, China, 2015, doi: 10.1109/APMC.2015.7413465.
- [25] D. V. Belenko, A. A. Golovkov, E. I. Mozhaeva, "Operational amplifier finite gain and bandwidth influence to non-foster impedance matching", *IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)*, St. Petersburg and Moscow, Russia, p. 1233-1235, 2017, doi: 10.1109/EIConRus.2017.7910785.
- [26] K. Matsumoto, T. Ktamura, Y. Horii, "Miniaturized circuit design of operational amplifier based non-Foster impedance", 11th International Congress on Engineered Materials Platforms for Novel Wave Phenomena (Metamaterials). Marseille, France, p. 148-150, 2017, doi: 10.1109/MetaMaterials.2017.8107871.
- [27] B. Buyantuev, D. Kholodnyak, "Applications of non-Foster elements to design advanced RF and microwave devices", *IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)*. Moscow and St. Petersburg, Russia, p. 1656-1660, 2018, doi: 10.1109/EIConRus.2018.8317420.
- [28] Z. Xia, M. Li, Z. Qirealizing, "Wideband negative inductor using current feedback amplifier", *Wiley Periodicals Microwave and Optical Technology Letters*, vol. 58, no. 7. p. 1723-1728, 2016, doi: 10.1002/mop.
- [29] W. Jung, Op Amp Applications Handbook. 1st ed. Massachusetts, USA, Elsevier, 2005.
- [30] Analog Devices, LT1210, 1.1A 35MHz Current-Feedback Amplifier, https://www.analog.com/en/products/lt1210.html, visited on Sep./2021.
- [31] Analog Devices, Analog Dialog Articles: Common Problems When Designing Amplifier Circuits, https://www.analog.com/en/analog-dialogue/articles/common-problems-when-designing-amplifier-circuits.html, visited on Oct./2021.

#### **Authors' Profiles**



**Sami Durukan** received his B.Sc. degree at Electronics and Communication Engineering from Istanbul Technical University in 2005, and M.Sc. degree in Electronics and Communication Engineering from Cankaya University in 2012. He still continues his Ph.D. study at Electrical and Electronics Engineering Dept. of Ankara University. His research interests include RF/microwave circuit design, power amplifiers, and matching networks. He now works at Fujikura Technology Europe as a Hardware Development Engineer.



Asim Egemen Yilmaz received his B.Sc. degrees at Electrical-Electronics Engineering and Mathematics from the Middle East Technical University in 1997. He received his M.Sc. and Ph.D. degrees at Electrical-Electronics Engineering from the same university in 2000 and 2007, respectively. His research interests include electromagnetics, antennas and RF/microwave circuit theory. He is now with Ankara University, where he is a Full Professor, and head of the Dept. of Electrical-Electronics Engineering, Ankara University. He is the member of IEEE, IEEE Aerospace and Electronic Systems Society, INCOSE and URSI.



**Mahmut Keser** received his B.Sc. degree at Electronics Engineering from Gebze Institute of Technology in 2010. He received his M.Sc. degree at Electronics Engineering from the same university in 2019. He worked in EMC Electronics and NETAS Telecommunication for 8 years as EMC, hardware support and RF hardware design engineer. He is currently working for Sekiza Defense & Aerospace Ind. as an RF/Hardware Design Engineer.

How to cite this paper: Sami Durukan, Asim Egemen Yilmaz, Mahmut Keser, " Analysis, Design and Realization of Negative Impedance Converter Circuit with Current Feedback Operational Amplifier", International Journal of Wireless and Microwave Technologies(IJWMT), Vol.12, No.2, pp. 1-10, 2022.DOI: 10.5815/ijwmt.2022.02.01