Reversible Shift Counter Design on QCA

Full Text (PDF, 1002KB), PP.39-44

Views: 0 Downloads: 0


Abhinay Choudhary 1,* Snigdha Singh 1 Manoj Kumar Jain 1

1. Electronics and Communication Engineering Department Institute of Engineering and Technology, Lucknow, India

* Corresponding author.


Received: 4 Aug. 2019 / Revised: 16 Aug. 2019 / Accepted: 23 Aug. 2019 / Published: 8 Nov. 2019

Index Terms

Quantum cost, garbage output, constant input, reversible logic, ring counter, twisted ring counter, D flip-flop


In the Current scenario of higher level of integration the most encountered problems are heat dissipation and information loss on each and every computation. For the sake of eliminating these issues Reversible computing is being adopted as a preferable substitute of digital circuit design. This paper focuses on the design of Reversible Ring Counter and Twisted Ring Counter using Reversible D flip flop implemented with the Novel Design of Feynman and Fredkin Gate. Ring counters are commonly found in applications used to count the data in a continuous loop as well as in frequency divider circuits. While twisted (or Johnson) ring counter is used as three-phase square wave generators (using 3 flip-flops) and quadrature oscillator circuits (using 2 flip-flops) etc. The response of the proposed counter circuit is tested with the help of QCADesigner 2.0.3 simulation tool and the Energy dissipation is analyzed by the use of QCA Designer-E tool.

Cite This Paper

Abhinay Choudhary, Snigdha Singh, Manoj Kumar Jain, " Reversible Shift Counter Design on QCA ", International Journal of Modern Education and Computer Science(IJMECS), Vol.11, No.11, pp. 39-44, 2019. DOI:10.5815/ijmecs.2019.11.06


[1]Gordon E. Moore," Cramming more components onto integrated circuits,"Electronics, volume 38, number8, April 19, 1965.
[2]R. Landauer, "Irreversibility and Heat Generation in the Computing Process," in IBM Journal of Research and Development, vol. 5, no. 3, pp. 183-191, July 1961.
[3]W. Keyes & R. Landauer,“Minimum Energy Dissipation in Logic,” IBM Journal of Research and Development. 14. 152-157. 1970.
[4]C. H. Bennett," Logical Reversibility of Computation," IBM Journal of Research and Development, vol. 17, no. 6, pp. 525-532, Nov. 1973.
[5]Snigdha Singh, Abhinay Choudhary, Manoj Kumar Jain, "A Brief Overview of Reversible Logic gate and Reversible Circuits," International journal of Electronics Engineering, volume 11,Issue 2 June - Dec 2019 pp.. 86-104.
[6]Jadav Chandra Das and Debashis De," Optimized Design of Reversible Gates in Quantum Dot-Cellular Automata: A Review," Reviews in Theoretical Science Vol. 4, pp. 1–7, 2016.
[7]Robert Wille, Rolf Drechsler, "Towards a Design Flow for Reversible Logic," Springer book.
[8]M. Surekha," Efficient Approaches for Designing Quantum Costs of Various Reversible Gates," International Journal of Engineering Studies. ISSN 0975-6469 Volume 9, Number 1 (2017), pp. 57-78.
[9]Craig S Lent, P Douglas Tougaw, Wolfgang Porod and Gary H Bernstein," Quantum cellular automata," Nanotechnology 4 (1993) 49-57. Printed in the UK.
[10]Craig. S. Lent, P. Douglas Tougaw, and Wolfgang Porod," Quantum Cellular Automata: The Physics of Computing with Arrays of Quantum Dot Molecules," 0-8186-6715-Xl94 $4.00 0 1994 IEEE.
[11]K. Walus and G. A. Jullien," Design Tools for an Emerging SoC Technology: Quantum-Dot Cellular Automata," in Proceedings of the IEEE, vol. 94, no. 6, pp. 1225-1244, June 2006.
[12]Massimo Macucci," Quantum Cellular Automata (QCA) Theory, Experimentation and Prospects," Copyright © 2006 by Imperial College Press ISBN 1-86094-632-1Printed in Singapore by World Scientific Printers (S) Pie Ltd.
[13]Md. Abdullah-Al-Shafi, Riasaad Haque Aneek , Ali Newaz Bahar," Universal Reversible Gate in Quantum-Dot Cellular Automata (QCA): A Multilayer Design Paradigm," International Journal of Grid and Distributed.
[14]G. Sushma and V. Ramesh, "Low power high speed D flip flop design using improved SVL technique," 2016 International Conference on Recent Trends in Information Technology (ICRTIT), Chennai, 2016, pp. 1-5.
[15]Sudheer, A & Ravindran," AjithDesign of Johnson Counter Using Embedded Logic Flip-Flop in 180nm Technology, International Conference on Recent Trends in Engineering, Technology and Management 2014.
[16]Abhishek Rai, Rajesh Mehra," Optimized Design and Simulation of 4-Bit Johnson Ring Counter Using 90nm Technology” International Journal of Research in Advent Technology, Vol.6, No.6, June 2018 E-ISSN: 2321-9637 Available online at
[17]S. Ranjith, T. Ravi, V. Kannan," Fault Tolerant Reversible Logic D-Flip Flop Based Shift Registers In 32nm CMOS Technology," International Journal of Engineering Research & Technology (IJERT) Vol. 2 Issue 2, February- 2013 ISSN: 2278-0181.
[18]G. C. Naguboina and K. Anusudha, "Realization and Synthesis of Ring Counter and Twisted Ring Counter Using Reversible Logical Computation with Minimum Quantum Cost," 2018 International Conference on Inventive Research in Computing Applications (ICIRCA), Coimbatore, 2018, pp. 926-931.
[19]F. Sill Torres, R. Wille, P. Niemann and R. Drechsler, "An Energy-Aware Model for the Logic Synthesis of Quantum-Dot Cellular Automata," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 12, pp. 3031-3041, Dec. 2018.
[20]Shaik Shabeena and Jyotirmoy Pathak," Design and Verification of Reversible Logic Gates using Quantum Dot Cellular Automata," International Journal of Computer Applications (0975 – 8887) Volume 114 – No. 4, March 2015.
[21]Manual for QCADesigner-Energy (QD-E) Manual version: 1.0(