

Comparison based Analysis of Different FFT Architectures

**Priyanka S. Pariyal, Dhara M. Koyani, Daizy M. Gandhi,
Sunil F. Yadav, Dharam J. Shah, Ankit Adesara**

Chhotubhai Gopalbhai Patel Institute Of Technology, Bardoli-Surat-394350, India
Email: pariyalpriyanka@gmail.com, dharamkoyani2595@gmail.com, 4gandhidaizy12@gmail.com,
sunilpi3646@gmail.com, dharam.shah@utu.ac.in, ankit.adesara@utu.ac.in

Abstract—A time-domain sequence is converted into an equivalent frequency-domain sequence using discrete Fourier transform. The reverse operation converts a frequency-domain sequence into an equivalent time-domain sequence using inverse discrete Fourier transform. Based on the discrete Fourier transform. Fast Fourier transform (FFT) is an effective algorithm with few computations. FFT is used in everything from broadband to 3G and Digital TV to radio LAN's. To improve its architecture different efficient algorithms are developed. This paper gives an overview of the work done by a different FFT processor previously. The comparison of different architecture is also discussed.

Index Terms—FFT(Fast Fourier Transform), FFT algorithms, area efficient FFT, Speed efficient FFT.

I. INTRODUCTION

Discrete Fourier Transform (DFT) converts frequency domain signal to Frequency domain signal. Fast Fourier is efficient way to calculate Discrete Fourier Transform (DFT). There are different FFT algorithms to calculate Discrete Fourier Transform. Fast Fourier transform (FFT) is used in digital signal processing algorithms and it plays a significant role in many applications of signal processing, also it is used in radar, medical electronics. Some specific applications of Fast Fourier Transform (FFT) includes spectrum analysis for detecting and analysing signals, for coding audio and speech signals in frequency domain(mp3), in orthogonal frequency division multiplexing (OFDM).

The DFT Algorithm is defined as

$$X(k) = \sum_{n=0}^{N-1} x(n)e^{-j\left(\frac{2\pi}{N}\right)nk} \quad (1)$$

$$W_N = e^{-j\left(\frac{2\pi}{N}\right)} \quad (2)$$

$$X(k) = \sum_{n=0}^{N-1} x(n)W_N^{nk} \quad (3)$$

These equations show that for computation of N-point DFT, N^2 complex multiplications and $N(N-1)$ complex additions are required. The number of computations will go to lakhs if value of N is larger. For this reason, the

number of multiplications and additions should be reduced. So the FFT algorithm is an efficient algorithm to compute the DFT. Some of the FFT algorithms are as follows:

- 1) Cooley-Tukey algorithm
- 2) Prime factor algorithm
- 3) Winograd FFT algorithm
- 4) Rader's FFT algorithm
- 5) Bluestein's FFT algorithm

Section II gives different FFT algorithms, these include area efficient, speed efficient algorithm and power efficient algorithm. Section III gives comparisons of FFT algorithm based on Cost, Complexity, Operating frequency, Operation, size of input, adder and multiplier.

II. ALGORITHMS

There are different FFT algorithms to compute DFT which are as below.

A. Cooley Tukey Algorithm.

The Cooley-tukey algorithm is the most commonly used FFT. This is a divide and conquer algorithm that recursively breaks down a DFT of any composite size $N = N_1N_2$ into many smaller DFTs of sizes N_1 and N_2 . The Cooley-Tukey algorithm is best use to divide the transform into two pieces of size $N/2$ at each step, and so it is limited to power-of-two sizes, but any factorization can be used in general^[1]. These are called the mixed-radix cases and radix 2.

Two different algorithm Procedures are introduced to compute a Cooley-Tukey FFT:

- a) Decimation-in-frequency (DIF)
- b) Decimation-in-time (DIT).

The FFT gives same result as the DFT but with fewer computations. This reduction becomes more and more important with higher-order FFT. Identical results are obtained with an FFT using either the decimation-in-frequency (DIF) or the decimation-in-time (DIT) process. DIT (Decimation in Time domain) is process that decomposes the input sequence into smaller sequences i.e. Input sequences are decimated or in bit reversed order

and output is in proper order ^[2] as shown in Fig. 1. DIF (Decimation in frequency domain) is process that decomposes the output sequence into smaller sequences i.e. Output sequences are decimated or in bit reversed order and input is in proper order ^[2] as shown in Fig. 2. Hence a reordering block is required in input section for DIT, while in DIF reordering block is required in output section.

Decimation-in-time (DIT) and Decimation-in-frequency consists of Butterfly unit, which is given in fig.3 .Butterfly unit is the heart of DIT and DIF algorithm where,

$$Y1 = X1 + X2 \tag{4}$$

$$Y2 = X1 + (X2 * W) \tag{5}$$




Fig.3. Butterfly Unit




Fig.1. Decimation in Time Domain




Fig.2. Decimation in Frequency Domain

B. Prime Factor Algorithm

The prime-factor algorithm (PFA)/Good–Thomas algorithm (1958/1963), is a fast Fourier transform (FFT) algorithm that expresses the discrete Fourier transform (DFT) of a size $N = N_1N_2$ as a two-dimensional $N_1 \times N_2$ DFT, but the condition is N_1 and N_2 are relatively prime. PFA or other FFT algorithm can be recursively used to evaluate these smaller transforms of size N_1 and N_2 ^[3].

C. Radar And Brenner’s Algorithm

The Rader-Brenner algorithm (1976) is a Cooley–Tukey like factorization with purely imaginary twiddle factors, reducing multiplications but increasing additions and reducing numerical stability; it was replaced by the split-radix variant of Cooley–Tukey (which achieves the same multiplication count but with less additions and without reducing accuracy) afterwards.

D. Bluestein’s Algorithm.

Bluestein’s algorithm expresses the Chirp Z-Transform (CZT) as a convolution and implements it efficiently using FFT/IFFT.DFT is a special case of CZT, so this allows efficient computation of the discrete Fourier transform of arbitrary size, including the prime size. It was developed in 1968 by Leo Bluestein .Bluestein algorithm can be used to calculate more transforms than the DFT, based on z transform.

E. Winograd Algorithm.

Winograd algorithm is difficult to program and are rarely used. Z^N-1 is factorized into polynomials having 1,0 or -1 coefficients. So, few multiplications are required. Winograd also showed that only through irrational multiplications the DFT can be computed, but this increases the cost of hardware ^[15].

F. Brunn’s Algorithm.

This algorithm was proposed by G.Brunn in 1978 for power of two. A recursive polynomial factorization method is used in Brunn’s algorithm ^[15].

G. Area Efficient FFT:

A FFT block can become area efficient by using following ways:

- a) By reusing the butterfly units^[6]
- b) By converting Complex multiplier into additions and subtractions^[8]

a) *By reusing the butterfly units*^[6]

The total number of butterfly units used shows the area of a FFT processor, in each butterfly unit multiplier and adder/subtractor blocks are present. The area of these two mathematical blocks becomes larger as the bit resolution of samples becomes higher. Each stage contains N/2 numbers of butterfly units according to traditional FFT algorithm. Therefore, for traditional FFT processor the total number of butterfly unit is given by

$$BU_{\text{Traditional_FFT}} = (N/2)\log_2 N \quad (6)$$

While N/2 numbers of butterfly units are reused for $\log_2 N$ times in area efficient algorithm. Therefore, number of butterfly units required by the area efficient FFT architecture is given by

$$BU_{\text{area_efficient_FFT}} = N/2 \quad (7)$$

So, the area efficient architecture of FFT processor reduces the number of butterfly units by a factor of (α), which is given by

$$\begin{aligned} \alpha &= \frac{N/2}{N/2 \log_2 N} \\ \alpha &= \log_2 N^{-1} \\ \alpha &= \log_N 2 \end{aligned} \quad (8)$$

Table 1. Comparison of traditional FFT and FFT reusing Butterfly Unit

	Traditional FFT	FFT Reusing The Butterfly Unit
Butterfly Unit	N/2 Log ₂ N	N/2
Multiplier	N/2 Log ₂ N	N/2
Adder/Subtractor	N Log ₂ N	N

For N=8 , Traditional FFT will require 12 butterfly unit , 12 Multiplier and 24 Adder/subtractor ,while When Butterfly unit is reused FFT will require only 4 Butterfly unit, 4 Multiplier and 8 adder/subtractor block.

b) *By substituting complex multiplier with additions and subtractions* [8].

The speed and output of FFT is severely affected by complex multiplications. Four real multipliers and two real adders are required for complex multiplications as shown in equations below,

$$(R + jI) = (Br + jBi)(Wr + jWi)$$

$$\begin{aligned} &= Br * Wr + jBi * Wr + jBr * Wi - Bi * Wi \\ &= [(Br * Wr) - (Bi * Wi)] + j[(Bi * Wr) + (Br * Wi)] \end{aligned} \quad (9)$$

So instead of using four real multiplication and two real adder it is substituted by three real multiplications and five add/subtract as shown in Fig. 3, because hardware area of real adder/subtractor is comparatively less then hardware area of complex multiplier.

$$(R + jI) = (Br + jBi)(Wr + jWi)$$

This Complex multiplication can be as follows:

$$R = [Br(Wr + Wi) - (Br + Bi)Wi] \quad (10)$$

$$I = [Br(Wr + Wi) - (Br - Bi)Wr] \quad (11)$$




Fig.4. Complex Multiplier

Table 2. Comparison Between Traditional FFT And FFT Using Less Multiplier

	Traditional FFT	FFT using less multipliers
Butterfly Unit	N/2 log ₂ N	N/2 log ₂ N
Complex Multiplier	N/2 log ₂ N	N/2 log ₂ N
No of multiplications in one Complex Multiplier	4	3

H. Speed Efficient FFT:

The speed of FFT block can be increased by following ways:

- a) Implementations of serial FFT and IFFT architecture in one block without reordering block^[4].
- b) By using parallel and pipelining method to implement FFT^[5].

a) Implementation of serial FFT and IFFT architecture in one block without using reordering block.

In most serial Fast Fourier Transform (FFT), output of the serial FFT block is in bit-reversed order, so to reorder the output a reordering block is needed. But, in some FFT applications ordered output of FFT is not required, for example: Spectral Subtraction method (Spectral Subtraction Method is effective method to reduce noise without affecting the speech signal quality). So, some clock cycles latency can be saved by not implementing the reordering block and increase speed of the block. Here, FFT and IFFT are performed in same block [4].

By not implementing reordering block, we save N clock cycles for N point FFT/IFFT, but we require delay block so that one input data operates with correct other input data.




Fig.5. Block Diagram FFT without Reordering Block

In fig. 4, Radix 2^2 blocks contains radix 2A, shown in fig. 6 and radix 2B block, shown in fig. 7 (radix 2X in general). A delay block is there with every radix 2X block to make sure that one input data operates with the correct other input. Delay blocks are implemented that is able to give different clock delays according to order of its input, when no reordering block is implemented.

For N-points FFT with ordered input, the first delay block has to make delay of $N/2$ clock cycles, and then the second delay block has to make delay of $N/4$ clock cycles, and it will continue till the last block that gives delay of 1 clock cycle. For N-points IFFT operation with unordered input, delay of 1 clock cycle is given by the first delay block, then the next delay block gives delay of 2 clock cycles, and it will continue till the last block that gives delay of $N/2$ clock cycles.




Fig.6. Block diagram of Radix 2^2




Fig.7. Radix 2A Block




Fig.8. Radix 2B Block

Table 3 Comparison Between Traditional FFT and FFT Without Reordering Block

Block	Traditional FFT	FFT/IFFT block without reordering Block
Length	16	16
No of Cycles	192	73

b) By using parallel and pipelining method to implement FFT.

The FFT algorithm when uses parallel and pipelining method the Latency becomes $(N/2) \log_2 N + 11$ [5].

I. Power Efficient FFT:

Low power FFT can be formed using split radix Fast Fourier Transform (SRFFT). Split Radix Fast Fourier Transform (SRFFT) uses less number of multiplications even when FFT size increases, that results to low power consumption compared to other Fast Fourier transforms(FFT) for input length N equals to 2^m (m is any natural number). Generally, in split radix Fast Fourier Transform (SRFFT) radix-2 is mapped to even index terms and radix-4 is mapped to odd index terms, so it results to 'L' shaped butterfly. Now to reduce the power consumption butterfly unit is modified, it uses clock gating approach (reduction in dynamic power dissipation) to block unnecessary switching in multiplier. By using this approach a 32 point FFT could achieve a power saving of 11.2% with slightly increase in static power and critical path delay.

III. COMPARISON OF THE FFT ARCHITECTURE

All the FFT algorithms have its own advantage and disadvantage which are given in Table 4 and Table 5. In Cooley Tukey algorithm DIT or DIF method is used to solve FFT which divides N point into M and N/M point DFT's, also cost and complexity is comparatively less but operating frequency is worst. Prime factor algorithm is very much useful, also operating frequency is good and is cost effective but it has a constraint that Prime factor algorithm is useful only when N1 and N2 are relatively prime. Winograd algorithm uses convolution

method to solve FFT, operating frequency is good but cost and complexity is more of Winograd algorithm. Winograd is extremely efficient for small number of N points, but number of adds become more for large N so Winograd algorithm becomes difficult to use. Rader and Brenner's algorithm is efficient for prime length N, split radix method is used to solve FFT, also cost is high, complexity is more and operating frequency is worst of Rader and Brenner's algorithm. Brunn's algorithm has good operating frequency, it uses polynomial factorization method to solve FFT, also cost is moderate and complexity is less.

Table 4. Comparisons of FFT Algorithm Based on Cost, Complexity, Operating Frequency and Operation

Algorithms	Method's used to solve FFT	Cost	Complexity	Operating Frequency	Operation
Cooley-Tukey	DIT & DIF FFT algorithm	Low	Less	Worst	Divide N-pt into $M_1 N/M$ pt DFT's
Winograd	Convolution method	High	More	Good	Factorize $Z^N - 1$ into various polynomials
Rader-brenner	Split-radix FFT algorithm	High	More	Worst	Computes N-pt DFT with $N=2^t$
Brunn's	using polynomial factorizing	Moderate	Less	Good	Computes DFT of real co-efficient
Prime factor/ Good Thomas	Two dimensional DFT algorithm	Low	Moderate	Better	Re-express the DFT but only for the case where N1 and N2 are relatively prime.

Table 5. Comparisons of FFT Algorithm Based on size of input, Multiplier and Adder

Algorithms	Comparison with size of input and multiplier and adder in algorithm
Cooley-Tukey	$N/2 \log_2 N$ complex multiplier and $N \log_2 N$ Complex adder. We can give N size of input to this algorithm. Reducing the number of multiplier but increase the number of adder
Winograd	Using a convolution scheme
Rader-brenner	We can give N size of input to this algorithm. Reducing the number of multiplier same as Cooley Tukey but decrease the number of adder too.
Brunn's	Using by polynomial factorizing
Prime factor	Using two dimensional DFT methods so only for the small size input. Based on the two dimensional DFT.
Bluestein's algorithm	By using convolution FFT will be founded and inputs are only in arbitrary and prime size. It calculate DFT on base on the Z-transform

IV. CONCLUSION.

We studied different FFT algorithm like Cooley Tukey algorithm, Prime Factor/ Good Thomas algorithm, Winograd algorithm, Brunn's algorithm, Rader and Brenner's algorithm and Bluestein algorithms. Among these algorithms complexity of Cooley tukey algorithm is less comparatively and its cost is also less, but operating frequency of Winograd algorithm and Brunn's algorithm is good compare to other algorithm. Winograd algorithm is advantageous for small value of N, as N becomes large its complexity increases. Prime factor/Good Thomas algorithm has better operating frequency compared to Cooley Tukey algorithm but Prime factor /Good Thomas algorithm can be used only for relatively prime N1 and N2. Comparisons of these different algorithms are given

in terms of cost, complexity, operating frequency, size of input, size of adder and multiplier. Besides these, there are ways to make FFT algorithm area efficient like by reusing butterfly unit and by replacing complex multiplier by adder and subtractor unit. For speed efficient FFT algorithms two methods are given, first by using parallel and pipelining method and second by eliminating reordering block. For power efficient Fast Fourier transform split radix fast Fourier transform (SRFFT) is used in which clock gating approach is used

ACKNOWLEDGMENT

We would like to express our deep sense of respect and gratitude towards Prof. Dharam Shah and Prof. Ankit Adesara for their constant encouragement and invaluable advice..

REFERENCES

- [1] Daniel N. Rockmore, "The FFT - an algorithm the whole family can use", Departments of Mathematics and Computer Science, Dartmouth College, October 11, 1999
- [2] DSP Applications Using C and the TMS320C6x DSK. RulphChassaing © 2002 John Wiley & Sons, Inc.
- [3] CliveTemperton, "A GENERALIZED PRIME FACTOR FFT ALGORITHM FOR ANY $N = 2^i 3^j 5^k$ ", SIAM J. Sci. STAT. COMPUT., Vol. 13, No. 3, pp. 676-686, May 1992(C) 1992 Society for Industrial and Applied Mathematics 003.
- [4] Muhammad Firmansyah Kasim, Trio Adiono, Muhammad Fahreza, Muhammad Fadhli Zakiy, "FPGA Implementation of Fast Serial 64-Points FFT/IFFT Block without Reordering Block", Bandung, Indonesia
- [5] N. Mahdavi, R. Teymourzadeh, IEEE Student Member, Masuri Bin Othman, "VLSI Implementation of High Speed and High Resolution FFT Algorithm Based on Radix 2 for DSP Application", The 5th Student Conference on Research and Development -SCORED 200711-12 December 2007, Malaysia.
- [6] Atin Mukherjee, Amitabha Sinha and Debesh Choudhury, "A Novel Architecture of Area Efficient FFT Algorithm for FPGA Implementation", Neotia Institute of Technology, Management and Science.
- [7] Sneha N. Kherde, Meghana Hasamnis, "Efficient Design and Implementation of FFT", International Journal of Engineering Science and Technology (IJEST), ISSN: Special Issue Feb 2011.
- [8] Rajesh Mehra, Pooja Kataria, National Institute of Technical Teachers, Training and Research, Chandigarh 160019, India "FPGA Based Area Efficient 64-Point FFT Using MAC Algorithm"
- [9] S. W. Yu and E. E. Swartzlander, "A pipelined architecture for the multidimensional DFT," IEEE Trans. Signal Process., vol. 49 no. 9, pp. 2096-2102, Sep. 2001.
- [10] J. D. Bruguera and T. Lang, "Implementation of the FFT butterfly with redundant arithmetic," IEEE Trans. Circuits Syst. II, vol. 43, pp. 717-723, May 1996.
- [11] Digital Signal Processing by John G. Proakis and Dimitris G. Monolakis
- [12] Digital System Design using VHDL by Charles H. Roth, Jr. Lizy kurian John
- [13] International Journal of Emerging Trends in Signal Processing Volume 1, Issue 1, November 2012 "Comparative Study Of Various FFT Algorithm Implementation On FPGA" By Aniket Shukla and Mayuresh Deshmukh, Mumbai University, B.E. Electronics, Terna Engineering College, Nerul Navi Mumbai, India
- [14] "FPGA Implementation of Low-Power Split-Radix FFT Processors", Zhuo Qian, Nasibeh Nasiri, Oren Segal, Martin Margala, University of Massachusetts Lowell, Lowell, MA, USA

Authors' Profiles



Priyanka S. Pariyal, female, is a student at Chhotubhai Gopalbhai Patel Institute of Technology (CGPIT), Uka Tarsadia University (UTU), Maliba campus, Bardoli, Surat, Gujarat, India. She is currently working towards the B.Tech degree in Electronics and Communication.



Dhara M. Koyani, female, is a student at Chhotubhai Gopalbhai Patel Institute of Technology (CGPIT), Uka Tarsadia University (UTU), Maliba campus, Bardoli, Surat, Gujarat, India. She is currently working toward the B.Tech degree in Electronics and Communication.



Daizy M. Gandhi, female, is a student at Chhotubhai Gopalbhai Patel Institute of Technology (CGPIT), Uka Tarsadia University (UTU), Maliba campus, Bardoli, Surat, Gujarat, India. She is currently working toward the B.Tech degree in Electronics and Communication.



Sunil F. Yadav, male, is a student at Chhotubhai Gopalbhai Patel Institute of Technology (CGPIT), Uka Tarsadia University (UTU), Maliba campus, Bardoli, Surat, Gujarat, India. He is currently working toward the B.Tech degree in Electronics and Communication.



Dharam J. Shah (Surat, 7th July, 1990), Male, is an Assistant Professor at Chhotubhai Gopalbhai Patel Institute of Technology (CGPIT), Uka Tarsadia University (UTU), Maliba campus, Bardoli, Surat, Gujarat, India from July, 2014. He has a bachelor of engineering degree in Electronics & Communication from Sarvajani college of engineering & Technology, Surat. He has a Master of Engineering in Signal Processing & VLSI Technology from Vishwakarma Government Engineering college. He has 10 months industrial experience at Space Application Center (SAC), Indian Space Research Organization (ISRO). His area of interest is VLSI & Image-processing.



Ankit Adesara (22nd June,1987), Male, is a Assistant Professor at Chhotubhai Gopalbhai Patel Institute of Technology (CGPIT), Uka Tarsadia University(UTU), Maliba campus, Bardoli, Surat, Gujarat, India from July,2013. He has bachelor of engineering degree in Electronics & Communication from Dharamsinh Desai

University, Nadiad, Gujarat, India. He has Master of Engineering in VLSI from Nirma Institute of Technology, Ahmedabad, Gujarat, India. His area of interest is VLSI Design, Embedded System and Power Electronics

How to cite this paper: Priyanka S. Pariyal, Dhara M. Koyani, Daizy M. Gandhi, Sunil F. Yadav, Dharam J. Shah, Ankit Adesara,"Comparison based Analysis of Different FFT Architectures", International Journal of Image, Graphics and Signal Processing(IJIGSP), Vol.8, No.6, pp.41-47, 2016.DOI: 10.5815/ijigsp.2016.06.05