Design of Adder Using Quantum Cellular Automata

K. Sundara Rao¹, Mrudula Singamsetti², Vuyyuru Tejaswi³

Department of Electronics & Communication Engineering Vignan’s Foundation for Science, Technology and Research, Guntur-522213, A.P, India

Received: 17 July 2019; Accepted: 09 August 2019; Published: 08 November 2019

Abstract

QCA is the trending technologies for designing less hardware and low power consumed circuits measured in Nano-scale. These QCA cells are accustomed to construct combinational and sequential circuits. In this paper we presented a design for developing a basic arithmetic unit called full adder using Quantum cellular automata. The new submitted FA consists fewer amounts of quantum cells and delay also minimizes, when compared with the existing architecture.

Index Terms: Full adder (FA), Majority Gate (MG), QCA cell.

© 2019 Published by MECS Publisher. Selection and/or peer review under responsibility of the Research Association of Modern Education and Computer Science

1. Introduction

QCA were introduced by Lent C.S. and Tougaw. P.D [1]. This technology consumes very less area, low power dissipation, less leakage current. This technology made of six come up technologies regarding future computers. In [3], it explains logical expressions implemented by utilizing majority gates (MG) and inverters. In [2], it explains how to implement QCA circuits using majority gate and inverter gate. With these we can implement basic circuits, adders [4], mux [6,7], flip-flops [5], etc…

Adders are the fundamental element in the ALU’s and Multiplications Units. The adder block is implemented by XOR, AND logic gates which performs binary arithmetic operations. Conceiving a latest adder design utilizing QCA technology do a leading part in majority of the integrated circuit design. QCA consists of quantized cells, composed of 4 quantum dots located at the edges of the basic quantum cell shown in fig1. The electronic charge is confined in the polarized dots. The polarized electrons can tunnel in to the dots which are diagonal placed because of columbic repulsion. But they cannot tunnel in to the adjacent cells because of...
potential barrier exists in the middle of the adjacent dots.

The 2 quantum dots and 2 electrons arrangement of a basic QCA structure is represented in the fig1. The expression of the polarization(P) of the quantum cell is shown in eq.1 [8]. P=-1 is represented as binary logical value’0’ and P=+1 is represented as binary logical value’1’ [16, 17], as shown in the fig.1.

\[ P = \frac{(P1 + P3) - (P2 + P4)}{P1 + P2 + P3 + P4} \]  

(1)

Here p1, p2, p3, p4 designates the electrons that are located in the QCA basic structure. All the digital circuit designs are formulated utilizing QCA.

QCA circuits are formulated utilizing majority gate which comprise of 5 QCA cells, out of which 3 are inputs, 1 output and 1 processing cell shown in the fig.2.

Designing digital circuits can be done by utilizing majority gates. From eq.2 one of the input is zero i.e assume c=’0’, then the majority gate works as a logical AND gate shown in fig.3.

\[ f(a, b, 0) = a.b \]  

(3)
From eq.2 if c='1', then the MG works as a logical OR gate shown in fig.4

\[ f(a, b, 1) = a + b \]  

The QCA design for an inverter which is shown in fig.5
2. Literature Survey for the adder Design using QCA

A full adder is a design which adds 3 binary inputs and obtain 2 outputs Sum and Carry. The formulae for sum and carry using majority gates is given in eq.5 and eq.6. Finally, full adder structure requires five majority gates and three basic inverters [9] which is shown in fig.6.

\[
\text{Carry} = f(a,b,c) \tag{5}
\]

\[
\text{Sum} = f(f(a',b,c), f(a,b',c), f(a,b,c')) \tag{6}
\]

![Fig.6 Basic Full adder using Majority gates](image1)

K. Navi [10] has proposed different logical expression which is given in the eq.7, eq.8 and its logical diagram is shown in fig.7.

\[
\text{Carry} = f(a,b,c) \tag{7}
\]

\[
\text{Sum} = f(carry', carry', a,b,c) \tag{8}
\]

![Fig.7. [10] Full adder QCA design](image2)

From [10] adders is developed by utilizing 3 input XOR gate [18] and five input majority gate. The 3 input XOR based on QCA is shown in fig.8 comprising 14 cells and assign one of the input is zero which behaves as an XOR gate.
3. Proposed design for Full adder using QCA

The structural design of the proposed design which comprising of 3 input majority gate and an XOR gate is shown in fig.9. The proposed design has 23 standard cell structure by using 2 clocks is shown in fig.10. Blue color represents full adder inputs, yellow color designated outputs and the remaining colors related to setup, hold, relax and release phases.

![Fig.9 Proposed Full adder using 3 input XOR gate and majority gate](image)

![Fig.10. Proposed Full adder design using QCA](image)
4. Simulated Results for the proposed adder

The possible output and input combinations are shown in fig.11.

![Simulated results of waveform of proposed FA.](image)

Table I shows the comparative analysis of full adder design using QCA. From Ref [8] the full adder has been constructed using 38 standard cell structure in which delay is more [11]. The proposed design requires the 23 standard QCA cell structure has better performance in terms of area and delay.

<table>
<thead>
<tr>
<th>Circuit</th>
<th>No. of QCA cells</th>
<th>Area in Nano square meters</th>
<th>No. of Clock Phases</th>
</tr>
</thead>
<tbody>
<tr>
<td>In Ref. [9]</td>
<td>192</td>
<td>190244</td>
<td>4</td>
</tr>
<tr>
<td>In Ref. [12]</td>
<td>145</td>
<td>179901</td>
<td>4</td>
</tr>
<tr>
<td>In Ref. [13]</td>
<td>107</td>
<td>115781</td>
<td>4</td>
</tr>
<tr>
<td>In Ref. [14]</td>
<td>61</td>
<td>40512</td>
<td>3</td>
</tr>
<tr>
<td>In Ref. [15]</td>
<td>51</td>
<td>37054</td>
<td>3</td>
</tr>
<tr>
<td>In Ref. [8]</td>
<td>38</td>
<td>30568</td>
<td>3</td>
</tr>
<tr>
<td>New Structure</td>
<td>23</td>
<td>16284</td>
<td>2</td>
</tr>
</tbody>
</table>

5. Conclusions

The new structure for QCA based full adder which occupies less area in terms of QCA cell structures, number of clock phases, Area in Nano square meters compared to the other full adder architectures mentioned in the literature. The limitation for the proposed design is unable to reduce the number of clock because data transfer will not takes place.
References


Authors’ Profiles

**K.Sundara Rao** was born in Rajamahendravaram, Andhrapradesh, India. He completed his graduation (B.Tech), ECE in VFSTR, Vadlamudi (2015) and completed his (M.Tech), ECE under the specialization in VLSI Design from VFSTR, Vadlamudi (2018). He is doing research on Quantum-dot Cellular Automata.

**Ms. Singamsetti Mrudula** completed her graduation in B. E in the department of ECE, REC, sriperumbudur, Chennai, India, (2007) and completed her masters in Engineering domain in VLSI System Design in VNRVJET, Telangana, India, 2009. She is currently working as an Asst. Professor in the Department of ECE, VFSTR. Her research area includes Quantum-dot Cellular Automata, Floating point Multipliers, VLSI testing and verification.

**Ms. Tejaswi** completed her post-graduation in Vignan’s Foundation for science technology and research in the department of ECE. She is currently working as an assistant professor in the department of ECE, VFSTR. Her research area includes Quantum cellular Automata, Image processing

**How to cite this paper:** K.Sundara Rao, Mrudula Singamsetti, Vuyyuru Tejaswi, " Design of Adder Using Quantum Cellular Automata", International Journal of Wireless and Microwave Technologies(IJWMT), Vol.9, No.6, pp. 11-18, 2019.DOI: 10.5815/ijwmt.2019.06.02