Modular Design of $2^n$:1 Quantum Dot Cellular Automata Multiplexers and its Application, via Clock Zone based Crossover

Sonali Singh  
Institute of Engineering & Technology, Lucknow, India  
Email: sonali.biet@gmail.com

Shraddha Pandey  
Institute of Engineering & Technology, Lucknow, India  
Email: shraddha.bit@gmail.com

Subodh Wairya  
Institute of Engineering & Technology, Lucknow, India  
Email: swairya@ietlucknow.edu

Abstract—Quantum-Dot Cellular Automata (QCA) is a radical technology, which works at Nanoscale. Due to its numerous advantages over the conventional CMOS-based digital circuits, researchers are now concentrating more on designing digital circuits using this technology. Researchers have reported various findings in this field till now. In this paper, a modular 2:1 Multiplexer has been designed followed by its application in the designing of 1-bit parallel memory. A 4:1 MUX is designed using cascading of two 2:1 multiplexers. This paper also incorporates a comparative analysis of the proposed circuits with some previous designs. This comparison indicates that the designed Multiplexer is showing a considerable reduction in cell count as well as in the area. Here the design and simulation of the circuits are done using QCA Designer Ver. 1.40. Power dissipation simulation analysis of the designed 4:1 multiplexer is also done using QCA Pro tool.

Index Terms—Quantum Dot Cellular Automata, Majority Gate, Multiplexer, Parallel Memory, Kink Energy.

I. INTRODUCTION

For the reduction of area and cost of digital circuits, VLSI industry is now considering the scaling of circuits to Nano scale levels. CMOS-based digital circuits can be scaled up to a specific limit; beyond that limit further scaling of CMOS is not possible because below that limit CMOS devices show unusual characteristics. Due to this reason, researchers are now concentrating on finding new techniques which can be used at Nanoscale to design digital circuits and QCA is one such technology. At present QCA can be considered as the most outstanding substitute for CMOS technology. There are several advantages of this technology like [1] -1. The speed of operation is very high, 2. Power consumption is low, 3. Device density is high.

The multiplexer is a combinational circuit which permits picking one output amid numerous inputs. It transfers one of the inputs to the output at a time, so it is also known as Data selector. This type of operation facilitates to share one costly device for more than one application in a system.

Due to its abundant use, it has become necessary to implement a multiplexer circuit which is area efficient which results in the reduction of the cost of designing. Till now various QCA based Multiplexers have been designed [2] to [6]. QCA structures are mostly designed using coplanar wire crossing. However, this type of wire crossing is enormously prone to external effects as well as crosstalk [7]. In [8] a successful attempt is reported to design a multiplexer circuit without using coplanar wire crossing. In [9], three clock zones based approach is used to design a modular multiplexer. In this paper also, a modular 2:1 MUX and using that 2:1 MUX a 4:1 MUX is also designed. By cascading of this 2:1 MUX, any higher order MUX can be designed.

The remaining part of this paper is as follows. In II section, background material of QCA technology is discussed. In III section, the work related to the multiplexer circuit is reported. In IV section design of 1 Bit Parallel memory using proposed 2:1 multiplexers is discussed. In V section, an application of 2:1 MUX is demonstrated. In section VI, power dissipation analysis of proposed 4:1 MUX is done. Simulation results are discussed in Section VII. In the end, VIII section concludes the paper.

II. BACKGROUND MATERIAL

The principle of Quantum Dot Cellular was first proposed by Lent et al. in the year 1993 [10]. QCA is a
novel emerging technology in which logic states are not stored as voltage levels, but rather the position of the individual electron [1]. In QCA, binary information is represented by bi-stable charge configuration. The fundamental unit of Quantum Dot Cellular Automata is QCA Cell. A QCA cell is shown in Fig 1. Each QCA cell contains four quantum dots at the corner of the cell and electrons reside in two of the Quantum Dots. Electrons reside at diagonally opposite quantum dots, because at that position, Coulomb repulsion force is least. Polarization P measures the extent to which the charge distribution is aligned along one of the diagonal axes. If the charge density on a dot i is ρi then the polarization is defined in (1) [11] [12]:

\[
P = \frac{(\rho_1+\rho_3)-(\rho_2+\rho_4)}{\rho_1+\rho_2+\rho_3+\rho_4}
\]  

A. Logic States

In QCA, logic states are represented by two possible charge configurations. A basic QCA Cell is shown in Fig. 1. QCA cells representing Logic 0 and Logic 1 are shown in Fig. 2(a) and 2(b) respectively. Cell representing logic 0 has polarization P = -1 and cell representing logic 1 has polarization P = +1.

B. QCA Devices

The Coulomb interaction force between the cells associates the state of one cell to the state of neighbor cells. Due to this interaction, neighboring cells coordinate their polarization. The primeval logic gate in QCA is Majority Logic Gate. It consists of 5 QCA cells, arranged in a plus sign manner as shown in Fig. 3. It has three inputs, one output, and a driver cell. The logic function of Majority gate is shown in (2).

\[
\text{Maj}(A, B, C) = AB + BC + AC
\]

In QCA, information transmits from one place to another in QCA binary wires. QCA binary wires are constructed from an array of cells having the same polarization as shown in Fig 6.

C. QCA Clock

Clocking of QCA is suggested in [13]. In QCA, clocking is a crucial parameter; it is used for providing power to the circuit and also for controlling the flow of information. The clock signal is generated by the application of an electric field to the cell, which raises or lowers the tunneling barrier between the quantum dots.
the cell which enables the transfer of electrons between the cells. Clocking (by application of an appropriate voltage to a cell) leads to adjustment of tunneling barriers between quantum dots for transfer of electrons between the dots [14]. In QCA, clocking is accomplished by two techniques: zone clocking and continuous clocking. In Zone Clocking [15], each clock has four clock phases are used: switch, hold, release and relax as shown in Fig. 7. Color coding for different cells is shown in Fig. 8.

Switch phase-In the beginning, cells remain in the unpolarized state and have low potential barriers, then barriers are raised.

Hold phase- In this phase, potential barriers are kept high.

Release phase-In this phase, potential barriers are brought down.

Relax phase-In this phase potential barrier of the cells kept at low state and cells remain in the unpolarized state. In Continuous clocking, potential field is generated by the system of submerged electrodes.

III. RELATED WORK

In [2] Kyosun Kim et al. have analyzed the causes of the failure of QCA circuits and have proposed an adder circuit which utilizes a multiplexer. Proper clocking scheme is exploited in this design. They have told that the state of a multiple input QCA design depends on all the inputs which result in a variety of sneak noise paths in QCA. So they systematically analyzed the sneak noise paths in QCA-based design by using the concept of kink energy. And this analysis is significant due to its influence as the design size grows. They have also analyzed the failure of majority gates, and then they used the coplanar clocking technique in the design of full adder to overcome the errors. The multiplexer which has been used by them uses clock gating which is faster and smaller.

In [3] Mardiris and Karafyllidis have proposed modular 2^n to 1 multiplexer which is formulated to increase the circuit stability. They have used the concept of crossover design for signal propagation and have shown each logic gate with a block. Each block consists of two pairs of cells serially connected which produces signal delay equal to the number of included cell pairs. Their proposed design of 2:1 MUX consists of 56 cells and area is about 0.07μm². They have also shown a 4:1 MUX which consists of 215 cells covering an area of inputs is 6 clock phases i.e. 1.5 clock cycles.

In [4] Hashemi et al. have proposed multiplexer in three layers in which the first layer is the backbone of the circuit. This new design is denser with four clocks latency and faster. Also a 4:1MUX has shown 33% improvement in reducing complexity and 28% improvement in the area. The proposed structure is reliable at high frequency when the number of inputs becomes larger.

In [5] Roohi et al. have designed 2:1 multiplexer using three clock zones due to this delay have been increased.

In [6] Sen et al. have proposed a modular design of 2:1 MUX that in turn used to synthesize 4:1 and 8:1 MUX. The design of 2:1 MUX is efficient as having less delay and involving only two clock zones. The improvement in 4:1 MUX and 8:1 MUX is about 27.9% and 27% respectively. They have done the power dissipation analysis of 8:1 MUX and shown that the circuit is energy efficient. They have also discussed fault tolerant behavior of the multiplexer circuits. For this purpose, they have used the HDLQ Verilog library to convert the QCA equivalent in hardware description language. Their proposed design produces an average of 77.62% correct outputs even when the design is faulty.

Although many researchers have done remarkable work in the field of design of multiplexers but still the circuit is not competent with the current trend of area constraint. And this force to think and develop an efficient design of 2:1 MUX, which can be further used to design any complex logic. And thus in this paper the proposed design of 2:1 MUX is proved to be efficient regarding the number of cells consumed, and the area required. Also the power dissipation analysis of the 4:1 MUX is done to check the power consumption of the design.

IV. PROPOSED MULTIPLEXER DESIGN

The multiplexer is an essential digital circuit. It has many applications like it is used in the design of memory and FPGA circuits and it can also be used to implement many Boolean functions. It has 2^n inputs, one output and n select lines, which transfers one of input to the output based on the value of the select lines. Many eminent researchers have shown the structure of multiplexer and gave valid statements regarding its benefits. The proposed design of multiplexer in [6] uses only two zones of clocking scheme i.e. clock 0 and clock 1. Based on similar approach, here two different designs of 2:1 MUX have been proposed. Moreover the proposed structure is competent as well as powerful in terms of number of cells used to design the circuit. Additional efforts are done here in order to make promising structure of the
multiplexer in terms of number of cells used and area occupied by the design.

A. 2:1 MUX

The conventional circuit of 2:1 MUX has two Data inputs I0 and I1, one select line S and one output O. The truth table is given in Table 1, and the block diagram is shown in Fig. 9. The Logic function of Output O is given in (3).

\[ O = 10\bar{S} + 11S \]  

(3)

Table 1. Truth table of 2:1MUX

<table>
<thead>
<tr>
<th>S</th>
<th>O</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>I0</td>
</tr>
<tr>
<td>1</td>
<td>I1</td>
</tr>
</tbody>
</table>

The output equation reveals that the MUX can be implemented using two AND gates, one NOT Gate and one OR Gate. One inverter and three Majority Gates are required to design this MUX. The QCA equivalent block diagram is shown in Fig.10. The majority based output expression of this circuit is given in (4).

\[ O = \text{Maj}(\text{Maj}(I0, \bar{S}, 0), \text{Maj}(I1, S, 0), 1) \]  

(4)

The 1st proposed structure—
The first method to design 2:1 MUX is shown in Fig. 11 which enables us to get the output by using only two zones of one clock cycle. The proposed circuit is efficient in terms number of cells used. Therefore, the area occupied by the design is also less.

2nd proposed structure—
In this approach, the number of cells used is only one less than the first one, but the schematic is quite different regarding the arrangement of cells. Its QCA layout is shown in Fig. 12. Here total 18 QCA cells are used to design the circuit.

The functioning of all the logic gates using the proposed 2:1 MUX can be seen from below lemmas.

Lemma 1 - A 2:1 MUX can be used to implement a two-input AND Gate.

Proof: Put select line S=X, inputs I0=0 and I1=Y. Then 2:1 mux implements AND operation of inputs X and Y i.e. Out=X.Y.

Lemma 2 - A 2:1 MUX can be used to implement a two-input OR Gate.

Proof: Put select line S=X, inputs I0=Y and I1=1. Then 2:1 mux implements OR operations of inputs X and Y i.e. Out=X+Y.

Lemma 3 - A 2:1 MUX can be used to implement 1 two input NAND gate.

Proof: Put select line S=X and Inputs I0= 1 and I1=0.Then 2:1 mux implements NAND operation of X and Y i.e. Out=X.Y.
Lemma 4: A 2:1 MUX can be used to implement a two-input NOR gate.
Proof: Put select line \( S = X \) and inputs \( I_0 = \overline{Y} \) and \( I_1 = 0 \). Then 2:1 mux implements NOR operation of \( X \) and \( Y \) i.e. \( \text{Out} = \overline{X + Y} \).

Lemma 5: A 2:1 MUX can be used to implement a two-input EXOR gate.
Proof: Put select line \( S = X \) and inputs \( I_0 = Y \) and \( I_1 = \overline{Y} \). Then 2:1 MUX implements XOR operation of \( X \) and \( Y \) i.e. \( \text{Out} = X \oplus Y \).

Lemma 6: A 2:1 MUX can be used to implement a two-input XNOR gate.
Proof: Put select line \( S = X \) and inputs \( I_0 = \overline{Y} \). Then 2:1 mux implements XNOR operation of \( X \) and \( Y \) i.e. \( \text{Out} = X \oplus Y \).

The QCA layout of all the logic gates shown in Fig. 13 from (a) to (f).

Fig.13. (a to f): QCA Layout of all the logic gates
B. 4:1 MUX

4:1 MUX has four data inputs I0, I1, I2 and I3, two select lines S0 and S1 and one output O. Output of this MUX is given in (5).

\[
\text{Out} = 10S1S0 + 11S1S0 + 12S1S0 + 13S1S0
\]  

(5)

<table>
<thead>
<tr>
<th>S1</th>
<th>S0</th>
<th>OUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>10</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>13</td>
</tr>
</tbody>
</table>

Table 2. Truth Table of 4:1 MUX

If 4:1MUX is designed directly using (4), then it will require 15 majority gates. However, if some modification is done in the above equation, the same functionality can be obtained using only nine majority gates as shown in (6).

\[
\text{Out} = 10S1S0 + 11S1S0 + 12S1S0 + 13S1S0
= S1(10S0 + 11S0) + S1(12S0 + 13S0)
\]  

(6)

Above output expression using majority logic is shown in (7).

\[
\text{Out} = M(M(S1, (M(10, \overline{S0}, 0), M(11, S0, 0), 1)), 0), 0), (M(S1, (M(10, S0, 0), M(11, S0, 0), 1)), 0), 1)
\]  

(7)

The proposed 4:1 Mux has been designed by cascading three 2:1 Mux as shown in Fig. 15. Its schematic and QCA layout is shown in Fig. 14 and Fig. 16 respectively. In this design clock zone based crossover [16] is used. This recently discovered clock zone based crossover is very robust and fast in operation and has very low cost as described in [17] and [18]. In this approach, the phase difference between two clock zones of the two crossed wires is 180 degrees.

![Fig. 14. 4:1 MUX using 2:1 MUX](image)

![Fig. 15. Schematic of proposed 4:1 MUX](image)

![Fig. 16. QCA Layout of proposed 4:1 MUX](image)

V. DESIGN OF 1 BIT PARALLEL MEMORY USING PROPOSED 2:1 MUX

The parallel memory cell is a fundamental and commonly used module in several digital circuits. Parallel memory enables us to access all the bits of the data word concurrently with low latency because it consists of several 1-bit memory loops. The drawback of the parallel memory is that for higher order memory, a lot of circuitry is repeated, so complexity and area of the...
circuits are increased considerably. Due to this, parallel memories are not chosen where the compact circuit is required. So any optimization in its complexity and area is appreciated. In paper[19] memory is designed using four dot 1 QCA, but simulation result is not reported in that paper, similarly, a parallel memory circuit presented in paper [20], designed using two dot 1 electron. Here the same approach is used to design 1-bit parallel memory which comprises of two AND Gates and one 2:1 MUX and to meet the area challenge; the parallel memory is designed by using the 2nd proposed 2:1 MUX and its block diagram are represented in Fig. 17.

From the block diagram, it can be seen that two input signals control the operation of this memory chip. One input signal (Chip Sel) is used for chip selection, it activates or deactivates the memory chip and the other input (Rd’/Wt) are used for selecting memory read, or memory write operation. The two inputs of 2:1 MUX act as data to be read or write in the memory. Whenever Chip Sel=0 memory is in reset mode, i.e., output=0. To perform a memory read or memory write operation, first of all, set Chip Sel=1. Now, for memory read operation set Rd’/Wt=0 then input I0 is selected. As it is connected to the output of MUX which is the previously stored value of the memory, so, in this case, the data to be read is available at the output. And for memory write operation set Rd’/Wt=1, so select line of the MUX will be 1 and input I1 will be selected. The data to be written is applied at the input I1, and therefore, the write operation is done in this case. The operation of the memory can be easily understood by its Functional table and truth table are shown in Table 3 and Table 4 respectively-

The majority based block diagram of the parallel memory using proposed 2:1 MUX is shown in Fig. 18. The QCA layout requires five majority gates and one inverter as shown in Fig. 19. By using our proposed 2:1 multiplexer, the number of cells as well as the area occupied by the design is reduced, which shows its dominance over other designs.

Table 3. Functional Table of Parallel Memory

<table>
<thead>
<tr>
<th>Chip Sel</th>
<th>Rd’/Wt</th>
<th>Memory operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>Reset</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Memory read</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Memory write</td>
</tr>
</tbody>
</table>

Table 4. Truth Table of Parallel Memory

<table>
<thead>
<tr>
<th>Chip Sel</th>
<th>Rd’/Wt</th>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>previous output(0)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>previous output(0)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>Input(0)</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Input(1)</td>
</tr>
</tbody>
</table>

Majority based equation of this memory is shown in (8).

$$\text{Out} = \text{Maj4(Maj2(Input, Maj1(Rd’/Wt, ChipSel, 0), 0), Maj3(Maj1(Y, 0), 1)1, ChipSel, 0)}$$

(8)
VI. COMPUTATION OF POWER DISSIPATION IN PROPOSED 4:1 MULTIPLEXER

Kink energy plays a vital role in calculating the power dissipation of QCA structures. Kink energy $E_k$, is the energy required by the circuit to excite the system from the ground state to first excited state [1]. Kink energy is directly related with power dissipation and on the other hand, it is inversely related to the steady state polarization error. So to make a tradeoff between power dissipation and polarization error, we need to set an optimum kink energy value to get acceptable values for both power dissipation as well as for polarization error.

For computing power dissipation of QCA structures, the probabilistic modeling tool- QCA Pro is used. It provides a GUI (Graphical User Interface) based on Bayesian Network [21, 22]. This tool generates an equivalent thermal model for each QCA cell. There will be some hot spots in the thermal model; the color represents the amount of power dissipated i.e. the one which will be black in color dissipates maximum power and goes on decreasing the dissipated power as the color lightens up. Switching power loss in QCA circuits is calculated using the Upper Bound Model [23]. Thermal equivalent model of proposed 4:1 multiplexer is shown in Fig. 20. Its shows this MUX is dissipating very less power because it contains only two hot spots.

Power dissipation at the time of switching is analyzed for three values of kink energy as shown in Table 5. Average energy dissipation in the circuit increases with the increase of kink energy which can be seen from the graph in Fig. 21.

Table 5. Analyzed Parameters Value in Power Dissipation Analysis

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Kink Energy (m eV)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0.5</td>
</tr>
<tr>
<td>Max Kink Energy</td>
<td>0.00218 Ek</td>
</tr>
<tr>
<td>Max Energy dissipation of circuit</td>
<td>0.44898</td>
</tr>
<tr>
<td>Max Energy dissipation vector</td>
<td>1 2</td>
</tr>
<tr>
<td>Avg Energy dissipation of circuit</td>
<td>0.26002</td>
</tr>
<tr>
<td>Max Energy dissipation among all cells</td>
<td>0.01155</td>
</tr>
<tr>
<td>Max Energy dissipation vector</td>
<td>1 0</td>
</tr>
<tr>
<td>Min Energy dissipation of circuit</td>
<td>0.05065</td>
</tr>
<tr>
<td>Min Energy dissipation vector</td>
<td>0 0</td>
</tr>
<tr>
<td>Avg Leakage Energy dissipation</td>
<td>0.05168</td>
</tr>
<tr>
<td>Avg Switching Energy Dissipation</td>
<td>0.20834</td>
</tr>
</tbody>
</table>

VII. SIMULATION RESULTS AND DISCUSSION

For designing and simulation of the circuits, QCA Designer Ver. 2.0.3 is used using Bistable Approximation Engine with default parameters.

A. Simulation result of 2:1 MUX

Simulation results of proposed 2:1 multiplexer design1 and design2 are shown in Fig. 22 and 23 respectively. Here input S is given bit stream 00001111; input I1 is given bit stream 00110011 and input I0 is given bit stream 00101001 and input I0 is given bit stream 01010101 hence at the output O bit stream 01010011 is obtained. From the output, it can be observed that for the first four clock cycles select line S is
zero the output O is following the input I0 for these four cycles, and when select line S is becoming 1 for next four clock cycles, the output O is following input I1. So the simulation result reveals the fact that the proposed circuits are showing the behavior of 2:1 Multiplexer. A comparative analysis of proposed 2:1 MUX is given in Table 6. This analysis indicates that the proposed structure is better than all other previous design in terms of cell count and area consumed. So it can be said that the designed MUX is efficient than all other previous designs.

### Table 6. Comparison of 2:1 Multiplexers

<table>
<thead>
<tr>
<th>Design</th>
<th>Cell Count</th>
<th>Area (μm²)</th>
<th>Clock Zones</th>
</tr>
</thead>
<tbody>
<tr>
<td>In [2]</td>
<td>41</td>
<td>0.08</td>
<td>4</td>
</tr>
<tr>
<td>In [3]</td>
<td>56</td>
<td>0.07</td>
<td>4</td>
</tr>
<tr>
<td>In [4]</td>
<td>36</td>
<td>0.06</td>
<td>3</td>
</tr>
<tr>
<td>In [5]</td>
<td>27</td>
<td>0.03</td>
<td>3</td>
</tr>
<tr>
<td>In [6]</td>
<td>23</td>
<td>0.02</td>
<td>2</td>
</tr>
<tr>
<td>Proposed Design 1</td>
<td>19</td>
<td>0.02</td>
<td>2</td>
</tr>
<tr>
<td>Proposed Design 2</td>
<td>18</td>
<td>0.02</td>
<td>2</td>
</tr>
</tbody>
</table>

Y. Input X is given bit stream 00110011, and input Y is given bit stream 01010101. So at the AND Gate output O, bit stream 00010001 is obtained as shown in Fig. 24. At the OR Gate output O, bit stream 01110111 is obtained as shown in Fig. 25. Similarly, at NAND gate output, bit stream 11101110 and at NOR gate output bit stream 10001000 are obtained as shown in Fig. 26 and 27 respectively. At XOR Gate output, bit stream 01100110 and at XNOR Gate output, bit stream 10011001 are obtained as shown in Fig. 28 and 29. For AND, OR and NAND Gates 2 clock zones are used, so for these gates, output has been obtained without any latency. On the hand, for NOR, XOR and XNOR gates three clock zones are used, and latency of 0.5 clock cycle is seen at the output, as the effect of inputs is reaching the output after 0.5 clock cycle.

**B. Simulation Results of all the Logic Gates using 2:1 MUX**

The simulation results of all the designed basic gates are shown in Fig. 24 to Fig. 29. Inputs are taken as X and Y.
C. Simulation result of 4:1 MUX

Simulation result of proposed 4:1 MUX is shown in Fig. 30. Here select line inputs $S_1$ and $S_0$ are given bit streams $001100110011$ and $010101010101$ respectively. Data inputs are given following bit streams, $I_0$ is given $000100100100$, $I_1$ is given $010001000100$, $I_2$ is given $001000100000$ and $I_3$ is given $010010001010$. At the output $O$, bit stream $X0110110110$ is obtained. From the simulation result, it can say that the output is following input $I_0$ when $S_1=0$ and $S_0=0$, it is following input $I_1$ when $S_1=0$ and $S_0=1$, it is following input $I_2$ when $S_1=1$ and $S_0=0$ and it is following input $I_3$ when $S_1=1$ and $S_0=1$. Hence, this circuit is showing the logic behavior of 4:1 MUX. There is a latency of 1 clock cycle at the output as the input is reaching to the output after the delay of one clock period. Comparison of proposed 4:1 MUX with some previously designed MUX is done. This comparison is presented in Table 7. This analysis is verifying the fact that the proposed structure is efficient than all other designs.

![Fig.27. Simulation Result of NOR Gate](image1)

![Fig.28. Simulation Result of XOR Gate](image2)

![Fig.29. Simulation Result of XNOR Gate](image3)

![Fig.30. Simulation Result of 4:1 MUX](image4)

<table>
<thead>
<tr>
<th>Design</th>
<th>Cell Count</th>
<th>Area (μm²)</th>
<th>Clock Zones</th>
</tr>
</thead>
<tbody>
<tr>
<td>In [8]</td>
<td>271</td>
<td>0.37</td>
<td>19</td>
</tr>
<tr>
<td>In [3]</td>
<td>215</td>
<td>0.25</td>
<td>6</td>
</tr>
<tr>
<td>In [6]</td>
<td>155</td>
<td>0.24</td>
<td>5</td>
</tr>
<tr>
<td>Proposed</td>
<td>114</td>
<td>0.17</td>
<td>5</td>
</tr>
</tbody>
</table>

D. Simulation Result of 1 Bit Parallel Memory

Simulation result of 1-bit parallel memory is shown in Fig. 31. Chip Sel. is given bit stream $000111100011111$. Rd’/Wt is given bit stream $0011001100110011$ and input are given bit stream $0101010101010101$. At MUX output bit stream $X000000011111110$ is obtained and at the memory output bit stream $X00000010000110$ is obtained. The memory output is 0 when Chip Sel. =0 i.e. memory is in a reset mode in this case. When Chip Sel. =1 and Rd’/Wt =0 memory is following the output of the multiplexer, which is the previously stored value of the memory i.e. memory read operation is accomplished in this case. When Chip Sel=1, Rd’/Wt=1 and Input= Data to be written in the memory, the output of the memory is following the input i.e. memory write operation is accomplished in this case. In this way, the circuit is showing the behavior of 1 Bit parallel memory. Here also latency of one clock cycle is seen in the output.
VIII. CONCLUSION

This paper proposes novel design approach of 2:1 MUX circuit using 4 Dot 2 Electron QCA. This approach has the capability to implement any higher order multiplexer and therefore using proposed 2:1 MUX, an efficient 4:1MUX is designed. Power dissipation analysis of the designed 4:1 MUX is done which is proclaiming the fact that the designed MUX is power efficient i.e. dissipating very less power. In order to demonstrate the utility of the proposed 2:1 MUX a 1- Bit Parallel Memory has been implemented. The proposed designs have shown significant improvements in comparison to the previously designed multiplexers in terms of area and complexity. Also, the circuit is having less delay than the other previous designs. Here robust coplanar clock zone based crossover is used to construct the QCA circuits that result in a reduction of QCA cell count and area consumption without any latency overhead.

REFERENCES


Authors’ Profiles

Sonali Singh received her B. Tech degree in Electronics and Communication Engineering form BIET, Jhansi, U.P, India in 2013. She is currently pursuing towards her M. Tech. in Microelectronics from IET, Lucknow. Her research interest is in VLSI design, Digital circuits, and system, Quantum-dot cellular automata, Nanoelectronics.
Email: sonali.biet@gmail.com

Shraddha Pandey received B.Tech degree in Electronics and Communication from the Bhabha Institute of Technology; Kanpur affiliated to AKTU, Lucknow U.P., India, in 2012. She is currently pursuing her MTech. in Microelectronics from IET, Lucknow. Her research interest is in Low power VLSI design, Digital design and system, Quantum-dot cellular automata and Nano Electronics.
Email: shraddha.bit@gmail.com

How to cite this paper: Sonali Singh, Shraddha Pandey, Subodh Wairya,"Modular Design of $2^n$:1 Quantum Dot Cellular Automata Multiplexers and its Application, via Clock Zone based Crossover", International Journal of Modern Education and Computer Science(IJMECS), Vol.8, No.7, pp.41-52, 2016.DOI: 10.5815/ijmecs.2016.07.05