A Novel Quaternary Full Adder Cell Based on Nanotechnology

Fazel Sharifi
Department of Electrical and Computer Engineering, Shahid Beheshti University, Tehran, Iran
Email: f_sharifi@sbu.ac.ir

Mohammad Hossein Moaiyeri
Department of Electrical and Computer Engineering, Shahid Beheshti University, Tehran, Iran
Email: h_moaiyeri@sbu.ac.ir

Keivan Navi
Department of Electrical and Computer Engineering, Shahid Beheshti University, Tehran, Iran
Email: navi@sbu.ac.ir

Abstract—Binary logic circuits are limited by the requirement of interconnections. A feasible solution is to transmit more information over a signal line and utilizing multiple-valued logic (MVL). This paper presents a novel high performance quaternary full adder cell based on carbon nanotube field effect transistor (CNTFET). The proposed Quaternary full adder is designed in multiple valued voltage mode. CNTFET is a promising candidate for replacing MOSFET with some useful properties, such as the capability of having the desired threshold voltage by regulating the diameters of the nanotubes, which make them very appropriate for voltage mode multiple threshold circuits design. The proposed circuit is examined, using Synopsys HSPICE with the standard 32 nm CNTFET technology with different temperatures and supply voltages.

Index Terms—Carbon nanotube FET (CNTFET), Quaternary logic, Full Adder, Multiple-Vth design, Nanoelectronics.

I. INTRODUCTION

Traditional computer systems use binary logic for their operations. However, Multiple-valued logic (MVL) circuits have been designed over the last decades as an alternative to binary circuits. The main advantage of the MVL is reduction in the number of interconnections, which is a serious problem in binary integrated circuits of the present time.

Multiple-valued logic seeks to improve the information processing efficiency of a circuit by transmitting more information on each signal line than the simple binary logic and by implementing complex functions of the inputs in a single gate. However, MVL using has been restricted due to the fact that compact and stable MVL circuits are hard to be designed, the noise margins on multiple valued lines are reduced and most importantly there is a need to perform conversions to and from the binary world. Accordingly, designers using the MVL paradigm have mostly focused on the ternary (i.e. radix 3) and the quaternary (i.e. radix-4) number systems. Ternary system consists of three digits, namely {0, 1, 2} and quaternary system consists of four digits {0, 1, 2, 3}. However, quaternary logic seems to be more interesting due to the simple conversion between quaternary signals and binary signals.

On the other hand, scaling down the feature size of the metal-oxide semiconductor (MOS) technology deeper in nano-ranges leads to numerous critical challenges and problems, which will considerably reduce its suitability for energy efficient applications in the time to come. To overcome these problems, such as short channel effects, reduced gate control and high leakage power dissipation, researchers are working towards new technologies. These technologies, such as single electron transistor, quantum dot cellular automata and carbon nanotube field effect transistor (CNTFET) are being studied to replace the customary silicon based CMOS technology in the near future [1]-[3]. Among these emerging nanotechnologies, CNTFET seems to be more appropriate on account of its likeness with MOSFET in terms of inherent electrical properties which makes it possible to utilize previously designed CMOS structures in the CNTFET technology without any significant modifications. Moreover, the unique one-dimensional band structure of the CNTFET represses backscattering and causes near-ballistic operation, which results in very high-speed operation [4].

One of the important properties of CNTFETs which is very useful for transistor sizing of complex circuits is the same mobility for N-FET and P-FET and consequently same current drive capability. Generally CNTFETs are faster than MOSFETs and also consume less power.

MVL circuits can be designed either in current mode or voltage mode. CMOS voltage mode MVL circuits are based on multiple-threshold design which can be achieved by applying different bias voltages to the bulk terminal of transistors. This method is not efficient and leads to very complex and high-cost fabrication. In a
CNTFET, the threshold voltage of the transistor is determined by the diameter of the CNT. Since, a multiple threshold design can be carried out by adopting CNTs with different diameters for different CNTFETs.

Accordingly, proposing new efficient CNFET-based designs for quaternary logic is of an interest. In this paper we proposed an efficient quaternary full adder cell based on carbon nanotube field effect transistor. Full adder cell is one of the most important ingredients in a processing system and designing a high-performance Full adder cell would increase the performance of whole system [5].

The organization of the rest of the paper is as follows: section 2 reviews the carbon nanotube field effect transistor. The proposed CNFET-based quaternary Full adder is described in section 3. In section 4 the simulation results are presented and finally the paper is concluded in section 5.

II. CARBON NANOTUBE FIELD EFFECT TRANSISTORS (CNFETS)

Carbon nanotube is fundamentally considered as a sheet of graphite rolled into a tube with a diameter of a few nano meters and length of up to several micro meters. CNTs are classified into single-walled CNTs (SWCNTs), made up of a single cylinder, and multi-walled CNTs (MWCNTs), made up of more than one cylinder [6]. The way the graphite sheet is rolled is represented by a pair of indices called chiral numbers. These indices indicate the conductivity of a CNT. A CNT with \( n-m=3k \) \((k \in Z)\) is metallic; otherwise it is a semiconductor which can be used as the channel of a CNFET.

CNT is the most promising candidate for creating transistors on a scale smaller than silicon transistors due to its outstanding electrical properties, such as quasi-ballistic carrier transport and suppression of short-channel effects due to one-dimensional electron transport. Furthermore, a CNFET has similar \( I_{ON} \) over MOSFET but with a considerably smaller channel-length modulation parameter [7].

Fig. 1 shows a typical CNFET device. The distance between the centers of two adjacent CNTs below the same gate of a CNFET is called Pitch, which has a direct impact on the width of the contacts and the gate of the transistor.

The width of the gate of a CNFET can be calculated based on the following equation [8]:

\[
W_{gate} = \text{Max}(W_{min}, (N-1)Pitch + D_{CNT})
\]

Where, \( W_{min} \) is the minimum gate width and \( N \) is the number of tubes underneath the gate. CNFETs ease circuit designing and increase circuit’s performance as the threshold voltage of a CNFET is proportional to the inverse of the diameter of its nanotube. The threshold voltage of a CNFET is calculated as:

\[
V_{TH} = \frac{0.436}{D_{CNT}(nm)}
\]

This feature of CNFETs indicates that by changing the CNTFET diameters can easily acquire different transistors with different turn on voltages.

This practical characteristic makes CNFET very appropriate for designing voltage-mode MVL circuits. Where, \( a \approx 0.249 \text{ nm} \) is the carbon to carbon atom distance, \( \Delta \varpi \approx 3.033 \text{ eV} \) is the carbon \( \pi \text{-} \pi \) bond energy in the tight bonding model and DCNT is the diameter of the nanotubes.

Different types of CNTFETs have been presented so far [9]. One of them is Schottky Barrier CNFET (SB-CNFET). SB-CNFET has direct contact between the semiconducting CNT and the metal; hence Schottky Barrier exists at the metal nanotube junction. In this type of CNTFETs by changing the barrier height at the metal semiconductor interface, gate modulates the injection of carriers in the nanotube. Due to exhibition of strong ambipolar characteristics, SB-CNFETs are not suitable for using in CMOS logic families. Another type of CNTFETs is MOSFET-like CNTFET (MOS-CNFET) which exhibit unipolar behavior unlike SB-CNFET. In this MOSFET like device, the ungated portions (source and drain regions) are heavily doped and the CNTFET operates on the principle of barrier height modulation by application of the gate potential. The conductivity of MOS-CNFET is modulated by the gate-source bias. Both SB-CNFETs and MOS-CNFETs are used for high speed design because of their high ON current. However, the other type of CNFET, band-to-band tunneling CNTFET (T-CNFET) is utilized for ultra-low-power design on account of its low ON current and supper cutoff attributes.

III. PROPOSED QUATERNARY FULL ADDER CELL

Quaternary logic includes four significant logic levels which can be demonstrated by "0", "1", "2" and "3" symbols. These logic levels are commonly equivalent to 0 V, 1/3\( V_{DD} \), 2/3\( V_{DD} \) and \( V_{DD} \) voltage levels, respectively.

In this work, we propose a new quaternary full adder cell based on Carbon nanotube field effect transistors.
Quaternary full adder has three inputs (A, B, C) and two outputs (Sum, Cout) which can take values of 0, 1, 2, 3.

Sum and Cout can be defined based on equations 3 and 4.

\[
\text{Sum} = \begin{cases} 
A + B + C & \text{if } A + B + C < 4 \\
A + B + C - 4 & \text{if } 4 \leq A + B + C < 8 \\
A + B + C - 8 & \text{if } A + B + C \geq 8 
\end{cases}
\]

\[
\text{Cout} = \begin{cases} 
0 & \text{if } A + B + C < 4 \\
1 & \text{if } 4 \leq A + B + C < 8 \\
2 & \text{if } A + B + C \geq 8 
\end{cases}
\]

Although the concept of multiple valued logic has existed for a long time, but there are rare efforts on designing quaternary full adder. Nearly all quaternary full adder circuits which have been proposed so far have been designed based on multiple supply voltage and assumed that carry in is 0 or 1 \([10]-[12]\), which is an unrealistic simplification. However, in this paper we propose a quaternary full adder which has a single supply voltage and assume that carry in can take all four possible values (0, 1, 2, 3).

The proposed quaternary full adder is constructed of three distinct modules including quaternary to binary converter, sum/carry generator and binary to quaternary converter respectively. At the first step a quaternary value is given to the quaternary to binary converter in order to create input binary values. Afterwards, sum and carry are calculated based on the binary and quaternary values and finally the outputs of sum and carry generators are fed to a binary to quaternary converter which gives quaternary output signals. Fig 2 shows how these three modules connect to each other. In the next subsections, each of these modules is described precisely.

A. Quaternary to Binary Converter

The proposed quaternary to binary converter circuit consists of three binary inverters with different thresholds, two binary NANDs and a binary exclusive-NOR (XNOR) gate. In the proposed Q to B converter the transition point of the binary inverters are specified by setting proper threshold voltage for their CNTFETs, which are determined by the diameter of their CNTs according to equation 2. In this design, for CNTFETs with diameters of 2.27 nm, 1.487 nm and 0.783 nm, the chirality numbers would be (29, 0), (19, 0) and (10, 0) and consequently, the threshold voltage values (|Vth|) would be 0.192 V, 0.293 V and 0.557 V, respectively. According to Fig 3, the operation of the proposed Q to B design can be briefly described as follows: when the input value is 0 V the output of all inverters are V\text{DD}, so out1 and out0 will be 0 V. When the input value reaches around 1/3 V\text{DD} the output of the first inverter is 0 and two others are V\text{DD}, consequently out1 and out0 will be 0 and V\text{DD} respectively. Moreover if the input value is around 2/3 V\text{DD} the output of two first inverters are 0 and the last one is V\text{DD}, therefore out1 and out0 are V\text{DD} and 0 respectively. Finally if the input value is V\text{DD} outputs of all inverters are 0, therefore out1 and out0 are V\text{DD}.

B. Sum and Carry generator

After generating the binary values of all three quaternary inputs, Sum and Cout can be calculated based on binary logic. Therefore, in this step of the design Sum0, Sum1, Cout0 and Cout1 are produced according to the values shown in Table 1. Sum0 has a simple function based on equation 6.

\[
\text{Sum0} = A0 \oplus B0 \oplus C0
\]
not efficient at all and leads to a large number of logic gates and consequently a very large number of transistors. Therefore it is necessary to find a more efficient approach for generating the Sum1 and Cout1 signals. A novel efficient design for creating Cout0, Cout1 and Sum1 is proposed in this section of the paper, based on capacitive voltage division of three quaternary inputs and using CNTFET-based inverters with different thresholds.

According to Table 1, when the sum of inputs is 4, 5, 6 or 7, Cout0 is \( V_{DD} \), and when the summation of inputs is 8 or 9, Cout1 is \( V_{DD} \). In order to have the sum of the three inputs, three input capacitors are utilized. These three capacitors give us the scaled summation of inputs by voltage division and produce a value between 0 V to \( V_{DD} \). Capacitors can be implemented by CNTFET. One plate of CNTFET capacitor is the gate and the other plate is the source-drain-substrate junction (Fig 4). The capacitance of CNTFET capacitor is proportional to the number of CNTs under the gate and can be computed as follows [7]:

\[
C_{CNTFET} = N \cdot C_{CNT} + C_{gate}
\]  
(7)

Where N is the number of CNTs, \( C_{CNT} \) is the capacitance of one CNT in the CNTFET device and \( C_{gate} \) is the gate size capacitance of the CNTFET.

![Fig 4. Input summation by CNTFET capacitors](image)

As it is shown in Fig 5 by utilizing two inverters with logical thresholds of 3.5 and 7.5 we can generate Cout0 and Cout1. When the sum of inputs is between 4 and 7 the outputs of the first and the second inverters are 0 and \( V_{DD} \) respectively.

Consequently, the output of the third and the forth inverters are \( V_{DD} \) and 0, respectively. By these values, pCNTFET is ON and nCNTFET is OFF and consequently Cout0 is \( V_{DD} \) and Cout1 is 0. Moreover if the sum of inputs is 8 or 9 the output of both first and second inverters are 0. So the output value of the third and fourth inverters is \( V_{DD} \). Consequently pCNTFET is OFF and nCNTFET is ON. Therefore Cout0 and Cout1 would be 0 and \( V_{DD} \) respectively.

Figure 6 illustrates proposed circuit for producing Sum1. According to Table 1, Sum1 is \( V_{DD} \) when the sum of inputs is 2, 3, 6 and 7. For the summation of the input values, three input capacitors are used similar to previous proposed circuit. In this circuit inverters with different thresholds are used in order to tune transition regions. When the sum of the inputs is 2 and 3 output of the first inverter is 0 and output of other three input inverters is \( V_{DD} \). As a result, the output of inverter 5 is \( V_{DD} \) and the output of 6, 7 and 8 inverters is 0. Therefore T1 is ON and consequently Sum1 would be \( V_{DD} \).

![Fig 5. Cout0 and Cout1 generator](image)

<table>
<thead>
<tr>
<th>( \sum_{in} )</th>
<th>Sum1</th>
<th>Sum0</th>
<th>Cout1</th>
<th>Cout0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 1. Truth table of Quaternary Full adder
When the sum of the inputs is 4 or 5, the output of the first two inverters is 0 and for the other two input inverters is $V_{DD}$. Therefore, the voltage level at the output of 5 and 6 is $V_{DD}$ and at the output of 7 and 8 is 0. As a result, T1 is OFF, T2 and T3 are ON and consequently Sum1 would be 0. Moreover, if the sum of the input values is 6 or 7, the output of first three inverters is 0 and the output of the fourth one is $V_{DD}$. Accordingly, T1, T2 and T3 are OFF and T4 is ON and consequently Sum1 is $V_{DD}$. Finally if the summation of the inputs is above 7, the outputs of all the inverters would be 0 and T5 is ON and accordingly Sum1 would be 0.

C. Binary to Quaternary converter

In the last step of the proposed quaternary full adder cell a binary to quaternary converter, shown in Fig 7, is designed in order to generate quaternary outputs. In this circuit two capacitors with different capacitance values are used. The capacitance of the capacitor which is connected to Sum1 or Cout1 is doubled of the capacitor which is connected to Sum0 or Cout0, since the significance of Sum1 and Cout1 digits is twice of the significance of Sum0 and Cout0. Finally, a quaternary buffer is used in order to boost the driving capability and restore the output voltage level [13].
IV. SIMULATION RESULTS

In this section simulation results of the proposed quaternary full adder are presented. The Synopsys HSPICE simulator with the compact SPICE model for CNTFETs is used for the simulations at 32nm technology node [14]-[16]. This model is designed for unipolar MOSFET-like CNTFET devices and each transistor can have one or more CNTs under its gate.

Simulations are conducted at 0.9V and 1V power supplies, at different temperatures and with different load capacitors. The delay of each circuit is calculated from the time that the input signal reaches the half of its voltage level to the time that the output signal reaches the half of its voltage level. The average power consumption is also considered as the power consumption parameter.

The transient response of the proposed design is demonstrated in Fig 8. It shows the correct operation of the proposed quaternary full adder. Figures 9, 10 and 11 show the delay, power consumption and PDP of the proposed quaternary full adder with different load capacitors. Also fig 12 shows the PDP variations of the proposed quaternary adder against temperature variations.

Table 2. Simulation results of the proposed circuit

<table>
<thead>
<tr>
<th>Supply voltage (V_{DD})</th>
<th>Delay (x 10^{-12} s)</th>
<th>Power (x 10^{-5} W)</th>
<th>Power Delay Product (PDP) (x 10^{-15} J)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.9</td>
<td>112.76</td>
<td>7.5347</td>
<td>8.4959</td>
</tr>
<tr>
<td>1</td>
<td>90.256</td>
<td>9.9963</td>
<td>9.0223</td>
</tr>
</tbody>
</table>

Fig 8. Input and output transient patterns

Fig 9. Delay of the proposed circuit versus load capacitance variation

Fig 10. Power of the proposed circuit versus load capacitance variation

Fig 11. PDP of the proposed circuit versus load capacitance variation
V. CONCLUSION

In this article, a high performance CNTFET based quaternary full adder cell has been proposed. As the threshold voltage of the CNTFET is related to the geometry of the CNTFET (DCNT), a new multi-diameter and consequently multi-threshold voltage CNTFET based quaternary full adder design has been introduced in this paper. Proposed quaternary full adder is designed with quaternary to binary converter, sum and carry generator and binary to quaternary converter. All simulations have been performed in HSPICE using the CNTFET model at 32nm technology node.

REFERENCES


Authors’ Profiles

Fazel Sharifi received his B.Sc. degree from Shahid Bahonar University in computer hardware engineering and the M.Sc. degree in computer architecture from Shahid Beheshti University in 2007 and 2010 respectively. He is currently a Ph.D. candidate in computer architecture at Shahid Beheshti University, Tehran, Iran. He is working on VLSI and circuit design based on nanotechnology.

Mohammad Hossein Moaiyeri received his Ph.D. in computer architecture from Shahid Beheshti University, Tehran, Iran in 2012. He is currently an Assistant Professor in Faculty of Electrical and Computer Engineering of Shahid Beheshti University. His research interests mainly focus on nanoelectronics circuitry specially based on CNFET, QCA and SET, Low-power VLSI design, VLSI implementation of MVL and fuzzy logic and Mixed-mode circuits.

Keivan Navi received M.Sc. degree in electronics engineering from Sharif University of Technology, Tehran, Iran in 1990. He also received the Ph.D. degree in computer architecture from Paris XI University, Paris, France, in 1995. He is currently a Professor in Faculty of Electrical and Computer Engineering of Shahid Beheshti University. His research interests include Nanoelectronics with emphasis on CNFET, QCA and SET, Computer Arithmetic, Interconnection Network Design and Quantum Computing and cryptography.