

Design and Analysis of Tunnel FET for Low Power High Performance Applications

Umesh Dutta

Department of Electronics and Communication Engineering, FET, Manav Rachna International University,
Faridabad, India
Email: umeshdutta.fet@mriu.edu.in

M.K.Soni

Department of Electronics and Communication Engineering, FET, Manav Rachna International University,
Faridabad, India
Email: pvc@mriu.edu.in

Manisha Pattanaik

ICT Department, ABV-IIITM, Gwalior, India
Email: manisha.iiitm@gmail.com

Received: 13 October 2017; Accepted: 29 November 2017; Published: 08 January 2018

Abstract—Tunnel FET is a promising device to replace MOSFET in low power high performance applications. This paper highlights and compares the best TFET designs proposed in the literature namely: Double gate Si-based TFET, InAs TFET device and III-V semiconductor (GaAs_{1-x}Sb_x-InAs) based TFET device. Simulations are performed using TCAD tool and simulation results suggest that conventional DGTFET device has less on current and degraded subthreshold slope as compared to InAs and III-V semiconductor based TFET device. InAs based TFET device provides steep subthreshold slope of 61 mV/dec and off current of the order of nano-amperes at sub 1V operation thereby making it an ideal choice for low power high performance applications. The variation in the performance of the III-V HTFET device with the variation in the mole fraction is also studied in detail. Carefully choosing the mole fraction value in III-V semiconductor based HTFET device can lead to better device performance.

Index Terms—TFET, Parameter variation, Subthreshold swing, Leakage power, Reliability, Band to Band tunneling, High-K dielectric material, ITRS.

I. INTRODUCTION

Tunnel FET device is one of the promising novel devices which is giving a threat to the conventional MOSFET device to be used for low power applications. TFET device operation is based upon band to band tunneling (BTBT) mechanism and it possesses very low leakage current and steep subthreshold slope. Subthreshold swing in case of MOSFET is $\ln(10) (KT/q)$ and at room temperature (300K), SS value is around 60

mV/dec. This fundamental challenge of reducing the SS value below 60mV/decade at room temperature can be easily overcome using a TFET device. TFET device also possess better Ion/Ioff ratio as compared to MOSFET and it is because of its low off current that TFET device is gaining confidence to be used in designing SRAMs for ultra low power applications. It is a well known fact that cache memory occupies almost 50% of the on chip area of the processor and reducing leakage in cache memory is a serious concern that needs to be addressed. A tunnel FET device possessing low off state current seems to be an immediate remedy for reducing leakage in cache memory.

A detailed description of zener tunneling and avalanche breakdown mechanism in As implanted n-p junctions had been described in detail in [1]. The main issue with a single gate TFET device is very low value of on current and poor subthreshold swing. A novel design for the double gate TFET (DGTFET) was proposed for the first time using high K dielectric material [2]. This novel device achieved SS of 57 mV/dec and an exceptionally high Ion/Ioff ratio. A novel structure of TFET device exhibiting higher on current than a conventional p-i-n TFET device was proposed in [3]. This structure was named as pocket doped TFET and has a pocket on the source side to improve the on current. Ambipolarity reduction was achieved using low doped drain extension. Modification in the TFET structure was required to be done so as to address the issue of poor on current and to achieve SS value of less than 60mV/dec. Different structures were proposed in the literature to overcome these limitations. To improve the tunneling current, low bandgap materials (eg. SiGe, Ge, InGaAs, InAs) have been widely explored for TFET prototype device design [4]. Electron Hole bilayer Tunnel FET (EHBTFET) structure had been proposed in [5] and this

structure exploits the asymmetric bias configuration of a DGTFT device thereby creating the two carrier layers instead of one inside the thin silicon film. The bias applied at the bottom gate is fixed and the top gate bias is used to change the electron layer concentration thereby controlling the drain current. A novel device structure called Sandwich Tunnel Barrier FET (STBFET) had been proposed in [6]. This novel structure overcomes the issue of large voltage overshoot that occurs in conventional TFET device. Schottky Tunneling Source SOI MOSFET (STS-FET) proposed in [7] has gate controlled schottky barrier tunneling at the source and possesses high immunity to short channel effects. Analysis of the leakage current of the pocket doped TFET device shows very less change with change in temperature [8]. This signifies that pocket doped TFET device has better temperature immunity as compared to MOSFET and conventional TFET device. Vertical InGaAs/InP heterojunction TFET had been proposed in [9] for the first time. Gate overlapped source and pocket doping approach were used in [10] to improve the performance of InGaAs/InP HTFET device. The concept of leakage reduction in vertical TFET structure was proposed in [11]. This new InAs based vertical TFET device structure achieves better I_{on} close to ITRS requirement and SS value of less than 60 mV/dec. The discussions made till now signifies that TFETs hold promising future in the IC world and are being explored by research fraternity over the years [12,29].

The rest of the paper is organized as follows: Section II describes the TFET device structure and its operation in detail. Concept of Subthreshold swing and challenges related to TFET device are discussed in section III. Section III also highlights the models used for performing simulations on Visual TCAD tool. Related work that is reported in the literature is presented in section IV. Simulation results of different TFET devices simulated in TCAD tool are highlighted in Section V. The effect of mole fraction parameter (x) on the performance of III-V HTFET device is discussed in Section VI and finally in Section VII conclusions are drawn.

II. TFET DEVICE STRUCTURE AND ITS OPERATION

The basic structure of nTFET consists of a p-i-n diode with the gate region covering the entire intrinsic region. Fig.1 shows the structure of nTFET in double gate configuration with p+ source region and n+ drain region. The structure can be regarded as a gated p-i-n diode in which tunneling of electrons takes place between p+ source and intrinsic region.

In the off state the energy barrier height is high enough so that the electrons cannot tunnel through the thick depletion region which exists across p+ source and intrinsic region and hence the off current is very low. When positive voltage is applied to the n+ region and gate is also made positive with reference to the p+ source region then there occurs band bending and reduction in the energy barrier height which increases the probability of inter-band tunneling of electrons from valance band of

p+ source region to the conduction band of the intrinsic region. The TFETs exhibit gate bias dependent NDR characteristics at room temperature under forward bias confirming band to band tunneling [13].




Fig.1. Basic DGTFT device structure.

Energy band diagram at different V_{GS} values shows band gap narrowing effect and band bending which increases the tunneling probability across the tunnel junction. Fig.2. shows the band diagram plot of n-type DGTFT device at $V_{GS}=0V$ and $V_{DS}=1V$ and Fig.3 shows the band diagram plot at $V_{GS}=1V$ and $V_{DS}=1V$.




Fig.2. Band diagram of DGTFT device at $V_{GS}=0V$ and $V_{DS}=1V$.




Fig.3. Band diagram of DGTFT device at $V_{GS}=1V$ and $V_{DS}=1V$

Comparative band diagram is shown in Fig.4. It clearly shows that band gap reduction takes place with change in V_{GS} value. A point to note is that both band bending and band gap narrowing takes place with increase in V_{GS} value.

The challenge of enhancement of the on current in tunnel FET can be addressed by using a lower energy band gap material rather than silicon thereby enhancing the tunneling probability across the tunnel junction. Materials like Ge, InAs, III-V compound semiconductors

exhibits lower E_g value and can be used for the fabrication of TFET device. On current of the similar order can be achieved as it can be achieved using a MOSFET device. Using germanium in the source region can lead to small tunnel band gap and leads to improvement in the energy efficiency of the TFET device [14].




Fig.4. Comparative Band diagram of DGTFT device.

III. SUBTHRESHOLD SWING AND RELIABILITY ISSUES

Subthreshold swing in TFETs is defined in the same way as it is done in MOSFETs which means that it is the gate voltage which must be applied with respect to source so as to increase the drain current by one decade. A formula for calculating the subthreshold swing of TFET is proposed in [15]. This formula shows that SS of TFET is not limited to 60mV/decade. Mathematically Subthreshold Swing (SS) can be expressed as-

$$Subthreshold\ Swing = \frac{dV_g}{d(\log I_d)} mV / dec.$$

The subthreshold swing of MOSFET is limited to 60mV/dec at $T=300K$ (room temperature) and this limitation can be overcome in TFETs which rely on interband tunneling via barrier width modulation rather than the formation of weak inversion channel between source and drain. Point sub threshold swing is the smallest value of the subthreshold swing on the I_D - V_G curve and on the other hand average subthreshold swing is calculated from the point where the device starts to turn on up to the threshold point (defined using constant current method [12]). The subthreshold swing in TFET is strongly dependent on the gate bias and for analyzing the switching performance it is better to consider average subthreshold swing rather than the point subthreshold swing. Literature indicates that the inherent issue of lower tunneling current that exists in silicon because of relatively higher energy band gap and lower effective tunneling mass has encouraged the designers to deploy lower band gap materials for the fabrication of TFET. Materials like Ge, InAs, GNRs, Heterojunction materials (SiGe/Si, AlGaSb/InAs, AlGaAsSb/InGaAs) etc. leads to a significant increase in the on current of TFET.

Boucart et al. [12] had proposed an analytical expression that can be used for the calculation of average sub-threshold swing of TFET device.

$$Average\ Subthreshold\ Swing = \frac{V_{th} - V_{off}}{\log\left(\frac{I_{th}}{I_{off}}\right)}$$

where V_{off} is the gate source voltage at which drain current is minimum (I_{off}), V_{th} is the threshold voltage at the threshold point (point at which I_{ds} is 10^{-7} A/ μm). A practical expression for calculating the effective sub threshold swing of TFET device was proposed in [16]. According to this new practical definition:

$$V_{th} = \frac{V_{dd}}{2} \text{ and } I_{th} = I_{ds}(V_{gs}=V_{dd}/2)$$

$$V_{off} = 0 \text{ and } I_{off} = I_{ds}(V_{gs}=0)$$

Hence Subthreshold Swing expression can be rewritten as-

$$SS = V_{dd} / [2 \log(I_{th} / I_{off})].$$

SS value decreases as V_{gs} value decreases. V_{gs} directly controls the tunnel junction bias (band overlap). Gate is placed to align the field with the internal field at the tunnel junction. Gate field adds to the internal field and increases the tunneling probability.

Cogenda Visual TCAD is used for performing device simulations. Kane's Local BTBT model is used along with SRH model for device simulation. For mobility Lombardi model is used in this work. A method to calculate the parameters A and B of Kane's direct and indirect tunneling models at different tunneling directions for Si, Ge and $Si_{1-x}Ge_x$ was discussed in [17]. The calculation of band-to-band generation rate in uniform electric field reveals that direct tunneling always dominates over indirect tunneling in Ge [17].

Kane's Band to Band Tunneling Model:

Kane's tunneling model is used in the simulator to calculate the carrier generation by band to band tunneling phenomenon. The carrier generation rate is calculated using the following expression derived from [17].

$$G^{BB} = A.BTBT \cdot \frac{E^2}{\sqrt{E_G}} \cdot \exp\left(-B.BTBT \cdot \frac{E_G^{3/2}}{E}\right)$$

where E_g is the energy band gap of the material, E is the magnitude of electric field, A.BTBT & B. BTBT are empirical fitting parameters which can be defined in the simulation by the user. Values of these two parameters are tuned to match with the experimental I_D - V_{GS} characteristics.

Challenges in TFET:

Unlike CMOS, TFETs exhibit unidirectional conduction due to their asymmetric source-drain architecture [18,31]. TFET operates at low supply voltage range ($V_{dd} < 0.5V$) to outperform CMOS, reliability issues can have profound impact on the circuit design from practical application perspective [19]. Subthreshold swing of TFET is found to be more robust against PBTI as compared with MOSFETs [20]. Charges present in the Si-Oxide interface and Oxide-Oxide interface affects the performance of the TFET device. Tunnel FETs also show relatively less variation to fixed interface charges and can replace MOSFETs in circuits to combat against NBTI and PBTI effects [21]. Investigation of p-n-i-n TFET device carried out in [22] reveals that TFET structure has improved reliability as compared to conventional TFET structure. Reduced interface trap generation and gate leakage is seen in p-n-i-n TFET along with less variation in the threshold voltage with change in the oxide thickness and Si film thickness. The gate dielectric plays an important role in enhancing the performance of a p-n-p-n TFET device. In p-n-p-n TFET device use of high gate dielectric constant is preferable for enhancing the gate control over the channel, while a low fringe dielectric constant is useful to increase band to band tunneling probability [23]. Use of spacer in TFET device leads to suppression in the ambipolar conduction [24]. Overlapping the gate on the drain can also suppress the ambipolar conduction, which is an inherent property of a TFET device [25]. Doping Less Tunnel FET device is expected to be free from random dopant fluctuation [26] and this configuration also possesses similar performance as that of the corresponding doped TFET device. Use of TFET device in low power high performance application circuits like SRAM can lead to several advantages like improvement in the noise margins, power reduction and reliability. Different SRAM cell topologies are proposed in [12,19,27] have shown tremendous performance under ultra low supply voltage and thereby showing the possibility of designing complete TFET based SRAM. DGTfET-based dynamic memory at sub-100-nm regime has been discussed in detail in [30] with main emphasis on device optimization by tuning the misalignment, lateral spacing between the gates (L_{gap}) and an underlap (L_{un}) between the back gate and drain region.

IV. RELATED WORK

Literature review suggests that the on current of tunnel FET can be improved by making use of lower band gap semiconductor material rather than silicon for the fabrication of tunnel FET. Datta et al.[19] have made use of $GaAs_{0.1}Sb_{0.9}$ material for the fabrication of source region and InAs material for the fabrication of channel and drain regions respectively. This proposed III-V semiconductor based TFET device was able to achieve 7 times improvement in I_{on} as compared to the Si based FinFET device of similar dimensions. Si DGTfET device proposed in [2] achieved on current of the order of $0.23 \text{ mA}/\mu\text{m}$ with an average subthreshold slope value of $57 \text{ mV}/\text{dec}$. It was the first Si based DGTfET device

which was able to achieve excellent performance parameters. Ambipolar conduction is an important issue related to tunnel FETs. Costin Anghel et al.[24] proposed a Si based TFET device that suppressed the ambipolar current to as low as $10^{-14} \mu\text{A}/\mu\text{m}$ by making use of low-K spacer in the LSHG structure along with the introduction of under lapping between gate and drain region. The challenge of fabricating the III-V compound semiconductor was addressed in [28]. Waho et al.[28] demonstrated that $GaAs_{1-x}Sb_x$ homogeneous epitaxial layers can be grown on GaAs substrate over a wide range of mole fraction $x(0.3 < x < 0.9)$.

The proposed work optimizes the performance of III-V semiconductor based heterojunction TFET device by tuning the mole fraction parameter (x) in $GaAs_{1-x}Sb_x$ semiconductor material. For comparative analysis two other TFET device structures have been designed using Si and InAs semiconductor material.

V. RESULTS AND DISCUSSIONS

In this work three different designs of TFET are analyzed namely: Si based double gate TFET, InAs based TFET, $GaAs_{1-x}As_x$ -InAs based TFET device. The various device parameters used in the simulation are highlighted in Table I.

Table I. Parameter Table For Ntfet

Parameter	Value for Si double gate nTFET	Value for InAs double gate nTFET	Value for III-V heterojunction nTFET device
Gate Length L_g in (nm)	30	20	40
Source Doping Concentration P-type (N_s)	$1e+20$	$4e+19$	$4e+19$
Drain Doping Concentration N-type (N_d)	$5e+18$	$6e+17$	$5e+17$
Channel Doping Concentration (N_{ch})	$1e+16$	$1e+16$	$1e+15$
Physical oxide thickness T_{ox} in (nm)	2.5	1	13.5
Si body thickness, T_{si} in (nm)	7	5	5
Dielectric constant of the material under consideration ($K_{dielectric}$)	21	21	21
Gate source overlap in (nm)	2	2	2
Work function of the gate material in (eV)	4.2	4.88	4.45




Fig.5. Schematic diagram of Si-DGTFET device.

The schematic diagram and transfer characteristics of Si based double gate nTFET device are shown in Fig.5 and Fig.6 respectively. The off state current in this configuration is extremely low around 9.43×10^{-17} A/ μ m (calculated at $V_{GS} = 0V$). This device suffers from poor on current and low average subthreshold swing. On current value of 0.00252 mA/ μ m (calculated at $V_{GS} = 1.5 V$) and average subthreshold swing of 116.2 mV/dec is achieved in this device configuration, V_{ds} is kept at 1.0V. Low value of the on current and reduced subthreshold swing are limiting factors for this device to be deployed in applications like SRAM design which needs high speed of operation.




Fig.6. Id-Vg curve of double gate nTFET device simulated in Visual TCAD.

On current boosting can be achieved by using low energy band gap material instead of silicon for TFET device fabrication. Low energy band gap material like InAs will increase the tunneling probability across the tunnel junction and hence will result in improvement in the on current and subthreshold swing of the TFET device. Fig.7 shows the schematic diagram double gate InAs based nTFET device designed in TCAD. DC characteristics of InAs homojunction nTFET device is shown in Fig.8.




Fig.7. Schematic diagram of InAs homojunction nTFET device simulated using TCAD tool.




Fig.8. Id-Vg curve of InAs homojunction nTFET device.

It is clear from Fig.8 that low value of the off current of the order of 3.39 nA/ μ m (calculated at $V_{GS} = 0V$) and high value of on current 0.24 mA/ μ m (calculated at $V_{GS} = 0.5V$) is achieved in this device configuration, V_{ds} in this case is kept at 0.5V. The prime reason for the improvement in the on current is the low energy band gap of InAs material (0.45 eV) which is very small in comparison to silicon (1.1 eV). Improved average subthreshold swing value of 61.2mV/dec shows a significant improvement as compared to conventional Si based DGTFET device. This device configuration has promising performance parameters thereby making it an ideal candidate for low power high performance applications. The off current in InAs based TFET device is higher than the conventional Si based TFET device but still it is low enough for making it a suitable choice for low power VLSI circuit design. Literature review suggests that on current of the order of MOSFET can be achieved by designing TFET device using III-V compound semiconductor material. Datta et al. [19] proposed a heterojunction TFET (HTFET) device made using III-V semiconductor material ($GaAs_{1-x}Sb_x-InAs$)

and similar design is analyzed in this work but with a different value of the mole fraction parameter. The device proposed in [19] has a very high value of the off current which is the major challenge to be addressed so as to make sure that III-V semiconductor based TFET device can be deployed in low power applications. Fig.9. shows the schematic diagram of HTFET device and Id-Vg curve of this device are shown in Fig.10. The on current value of 0.0201 mA/μm (calculated at VGS = 0.7 V) and improved subthreshold swing of 95.64 mV/dec is achieved in the simulated III-V semiconductor material based HTFET device using mole fraction value of 0.625. Off current in this new structure is significantly reduced and is of the order of 0.196nA/μm. It is found that mole fraction x is an important parameter which has to be calibrated so as to improve the device performance in terms of the off current. Application circuits like SRAM will remain in the off state for most of the time and in case the off current is high then it will lead to considerable increase in the standby power consumption. On current and average subthreshold swing in the simulated device (Fig.9) is less as compared to the simulated InAs based double gate TFET device. The combined Id-Vg plot of all the three simulated devices presented in this work is shown in Fig.11. It clearly shows the better performance of InAs based TFET device which outperforms the other two devices in terms of on current and subthreshold swing and also possess low off current. Ion/Ioff ratio of the conventional Si based DGTFTFET device is maximum out of the three configurations but it is purely due to the extremely low value of the off current in the Si based DGTFTFET device. For high performance application circuits like SRAM both on current and off current are equally important and thus improvement in the on current is very much needed so as to deploy TFET device in designing SRAM cell.




Fig.9. Schematic diagram of HTFET device.




Fig.10. Id-Vg curve of III-V semiconductor based nTFET device.




Fig.11. Combined curve for all three TFET configurations.

Table II highlights all the performance parameters calculated for the three TFET devices simulated using TCAD tool.

Table II. Performance Parameters

Tunnel FET device	Device Performance Parameters			Ion to Ioff ratio
	Sub threshold swing (SS) in mV/dec	On current (Ion) in mA/um	Off current (Ioff) in nA/um	
Double gate Si TFET	116.3	0.00252	9.43x10 ⁻⁸	10 ¹¹
Hetero junction double gate TFET	95.64	0.0201	0.196	1.53x 10 ⁴
InAs based double gate TFET	61.2	0.24	3.39	7.13x 10 ⁴

It can be seen from Table II that the performance of InAs based TFET device is better in terms of on current and subthreshold slope. SS value of 61 mV/dec shows that this device has potential to perform in high performance VLSI circuits. It also has good Ion/Ioff ratio. SS value is minimum in case of conventional Si based DGTFET device but this topology possesses very low leakage current value and this is the main reason why this device topology has the best Ion/Ioff ratio as compared to other TFET topologies. HTFET device based on III-V semiconductor device possess steep SS value of 95.64 mV/dec and better on current as compared to conventional Si based DGTFET device but this device configuration has performance characteristics which are strongly dependent on mole fraction of antimony (x).

VI. MOLE FRACTION VARIATION ANALYSIS

The performance of $\text{GaAs}_{1-x}\text{Sb}_x$ – InAs based TFET device is affected by mole fraction parameter (x). Fig.12 shows the I_d - V_g curve of the HTFET device designed using III-V semiconductor material under different values of antimony concentration.




Fig.12. Mole fraction variation analysis curve.

Results published in [28] indicate that over a wide range of mole fraction $0.3 < x < 0.9$ $\text{GaAs}_{1-x}\text{Sb}_x$ homogeneous epitaxial layers can be grown on GaAs (001) substrate. The device optimization has been performed by varying the x values from 0.3 to 0.625. It is clear from Fig.11 that on current of the device increases with increase in the concentration of antimony in $\text{GaAs}_{1-x}\text{Sb}_x$ compound semiconductor. The prime reason for increase in the on current with increase in the mole fraction value is the reduction in the tunnel width due to reduction in the band gap energy with increase in gate to source voltage. The probability of tunneling will increase with reduced barrier width which ultimately will lead to increase in the on current of the device. The increase in the V_{GS} value will increase the electric field across the tunnel junction and the energy band gap modulation will take place. The effect of band gap reduction and narrowing is more at higher value of mole fraction. It is important to also see the off current variation with change

in the mole fraction x. It is seen that off current value is less at $x=0.625$ as compared to its value at $x=0.3$. The prime reason for this phenomenon is that the number of available states in the conduction band is less in the off state which leads to lower tunneling across the tunneling junction at lower gate voltage.

VII. CONCLUSION

This paper investigated three different TFET designs namely: Si-based DGTFET, InAs based TFET and $\text{GaAs}_{1-x}\text{Sb}_x$ -InAs HTFET device. Simulation results show that mole fraction (x) is an important parameter for optimizing the performance of HTFET device. At x value of 0.625, HTFET device achieves optimal performance in terms of subthreshold slope, on current and off current. InAs material has lower energy band gap value and TFET device designed using InAs material is able to achieve best subthreshold slope of 61.2mV/dec and highest on current of 0.24 mA/ μm as compared to other two TFET device configurations that are investigated in this work. Use of low energy band gap material like InAs and III-V semiconductor material in TFET device fabrication can lead to achievement of SS value of below 60 mV/dec and on current similar to that of a MOSFET. Tunnel FET device has shown tremendous promise of becoming a potential candidate for replacing MOSFET in low power high performance applications. The journey of advancement of TFET device has lead to several breakthroughs but still there are lot many challenges that need to be overcome which includes: Accurate gate alignment, low resistance contacts, abrupt and accurate tunnel junctions, gate stacks with low interface trap density and advanced processes for nanoscale III-V semiconductor based transistors.

ACKNOWLEDGMENT

The authors would like to thank the management of Manav Rachna Educational Institutions for providing the research facilities for carrying out this work.

REFERENCES

- [1] B. F. Richard, and W. W. Hayden, "Zener and Avalanche Breakdown in As- Implanted Low-Voltage Si n-p Junctions," *IEEE Trans. on Electron Devices*, vol. 23, no.5, pp.512-518, May 1976.
- [2] K. Boucart, and A. M. Ionescu, "Double-Gate Tunnel FET With High-k Gate Dielectric," *IEEE Trans. on Electron Devices*, vol. 54, no. 7, pp. 1725-1733, Jul. 2007.
- [3] R. Jhaveri, V. Nagavarapu, and J.C.S. Woo, "Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field- Effect Transistor," *IEEE Trans. on Electron Devices*, vol. 58, no. 1, pp. 80-86, Jan. 2011.
- [4] H. Liu, S. Dutta, *III-V Tunnel FET model manual*, 2015, [online] Available: <https://nanohub.org/publications/12/2>.
- [5] L.Lattanzio, D. L. Michielis, and A.M. Ionescu, "Electron-hole bilayer tunnel FET for steep subthreshold swing and improved ON current," *IEEE Solid-State Dev. Research Conference (ESSDERC)*, pp. 259-262, 2011, Sept. 2011.
- [6] R. Asra, M. Shrivastava, K. VRM Murali, R. K. Pandey, H. Gossner, and V. R. Rao, "A Tunnel FET for V_{DD}

- Scaling Below 0.6 V With a CMOS – Comparable Performance,” *IEEE Trans. on Electron Devices*, vol. 58, no. 7, pp. 1855-1863, Jul. 2011.
- [7] R. Jhaveri, V. Nagavarapu, and J. C. S. Woo, “Asymmetric Schottky Tunneling Source SOI MOSFET Design for Mixed- Mode Applications,” *IEEE Trans. on Electron Devices*, vol.56, no.1, pp.93-99, Jan.2009.
- [8] A. Mishra, K.K. Jha, M. Pattanaik, “Parameter variation aware hybrid TFET-CMOS based power gating technique with a temperature variation tolerant sleep mode,” *Microelectronics Journal*, vol. 45, no. 11, pp. 1515-1521, Nov. 2014.
- [9] G. Zhou, L. Yeqing, L. Rui, Z. Qin, S. H. Wan, L. Qingmin, V. Tim, et al. “Vertical InGaAs/InP tunnel FETs with tunneling normal to the gate,” *IEEE Electron Device Letters*, vol. 32, no. 11, pp. 1516-1518, Nov. 2011.
- [10] S. Sant, and A. Schenk, “Methods to enhance the Performance of InGaAs/InP Heterojunction Tunnel FET’s,” *IEEE Trans. on Electron Devices*, vol. 63, no.5, pp. 2169-2175, May 2016.
- [11] S. Agarwal, G. Klimeck, and M. Luisier, “Leakage-Reduction Design Concepts for Low-Power Vertical Tunneling Field- Effect Transistors,” *IEEE Electron Device Letters*, vol. 31, no. 6, pp. 621-623, Jun. 2010.
- [12] M. K. Z. Ansari, S. Ahish, D. Sharma, M. H. Vasantha, and YB Nithin Kumar, “Performance analysis of a novel hetero-junction tunnel FET based SRAM at 0.3 V supply voltage,” *IEEE Technology Symposium (TechSym)*, pp. 224-228, Sep. 2016.
- [13] S. Mookerjee, D. Mohata, R. Krishnan, J. Singh, A. Vallett, A. Ali, T. Mayer, V. Narayanan, D. Schlom, A. Liu, and S. Datta, “Experimental demonstration of 100nm channel length In_{0.55}Ga_{0.47}As-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applications,” *IEEE Electron Devices Meeting (IEDM)*, pp.1-3, Dec. 2009.
- [14] Kim, S.H., Kam, H., Hu, C. and Liu, T.J.K. “Germanium-source tunnel field effect transistors with record high I ON/I OFF,” *IEEE VLSI Technology, 2009 Symposium IEEE*, pp. 178-179, Jun. 2009.
- [15] Z. Qin, W. Zhao, and A. Seabaugh, “Low-subthreshold-swing tunnel transistors,” *IEEE Electron Device Letters*, vol. 2, no. 4, pp. 297-300, Apr. 2006.
- [16] A. C. Seabaugh, and Q. Zhang, “Low-Voltage Tunnel Transistors for Beyond CMOS Logic,” *Proceedings of the IEEE*, vol. 98, no. 12, pp. 2095-2110, Dec. 2010.
- [17] K-H. Kao, S. V. Anne, G. V. William, S. Bart, G. Guido, and D. M. Kristin “Direct and indirect band-to-band tunneling in germanium-based TFETs,” *IEEE Trans. on Electron Devices*, vol. 59, no. 2, pp. 292-301, Feb. 2012.
- [18] V. Saripalli, S. Datta, V. Narayanan, and J. P. Kulkarni, “Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design,” *IEEE/ACM International Symposium on Nanoscale Architectures*, pp. 45-52, Jun. 2011.
- [19] S. Dutta, H. Liu, and V. Naraynan, “Tunnel FET Technology: A reliability perspective,” *Microelectronics Reliability*, vol. 54, no. 5, pp. 861-874, May 2014.
- [20] J. Franco, A. Alian, A. Vandooren, A. S. Verhulst, D. Linten, N. Collaert, and A. Thean, “Intrinsic robustness of TFET subthreshold swing to interface and oxide traps: A comparative PBTI study of InGaAs TFETs and MOSFETs,” *IEEE Electron Device Letters*, vol. 37, no. 8, pp. 1055-1058, Aug. 2016.
- [21] A. Mishra, R. Narang, M. Saxena, and M. Gupta, “Impact of Interfacial Fixed Charges on the Electrical Characteristics of Pocket-Doped Double-Gate Tunnel FET,” *IEEE Trans. on Device and Materials Reliability*, vol. 16, no. 2, pp. 117-122, Jun. 2016.
- [22] W. Cao, C. J. Yao, G. F. Jiao, D. Huang, H. Y. Yu and M. F. Li, “Improvement in Reliability of Tunneling Field-Effect Transistor With p-n-i-n Structure,” *IEEE Trans. on Electron Devices*, vol. 58, no. 7, pp. 2122-2126, Jul. 2011.
- [23] C. Ning, L. Renrong, W. Jing, Z. Wei, and X Jun, “A PNP tunnel field-effect transistor with high-k gate and low-k fringe dielectrics,” *Journal of Semiconductors*, vol. 33, no. 8, pp.084004-1-084004-6, Aug.2012.
- [24] C. Anghel, Hraziia, A. Gupta, A. Amara and A. Vladimirescu, “30-nm Tunnel FET With Improved Performance and Reduced Ambipolar Current,” *IEEE Trans. on Electron Devices*, vol. 58, no. 6, pp. 1649-1654, Jun. 2011.
- [25] D. B. Abdi, and M. Jagadesh Kumar, “Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain,” *IEEE Journal of the Electron Devices Society*, vol. 2, no. 6, pp. 187-190, Nov. 2014.
- [26] M. J. Kumar, and S. Janardhanan, “Doping-less Tunnel Field Effect Transistor: Design and Investigation,” *IEEE Trans. on Electron Devices*, vol. 60, no. 10, pp. 3285-3290, Oct. 2013.
- [27] J. Singh, K. Ramakrishnan, S. Mookerjee, S. Datta, N. Vijaykrishnan, and D. Pradhan, “A novel si-tunnel FET based SRAM design for ultra low-power 0.3 VV DD applications,” *IEEE Proceedings Asia and South Pacific Design Automation Conference*, pp. 181-186, Jan. 2010.
- [28] T.Waho, S.Ogawa and S.Maruyama, “GaAs_{1-x}Sbx (0.3< x< 0.9) grown by molecular beam epitaxy,” *Japanese Journal of Applied Physics*, vol.16, no.10, pp.1875-1876, Oct. 1977.
- [29] Pandey, Rahul, Saurabh Mookerjee, and Suman Datta, “Opportunities and Challenges of Tunnel FETs,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol.63, no.12, pp.2128-2138, Dec. 2016.
- [30] Navlakha N, Lin JT, Kranti A, “Retention and Scalability Perspective of Sub-100-nm Double Gate Tunnel FET DRAM,” *IEEE Transactions on Electron Devices*, vol.64, no.4, pp.1561-1567, April 2017.
- [31] Safa S, Noor SL, Khan ZR, “Physics-Based Generalized Threshold Voltage Model of Multiple Material Gate Tunneling FET Structure,” *IEEE Transactions on Electron Devices*, vol. 64, no.4, pp. 1449-1454, April 2017.

Authors' Profiles



Mr. Umesh Dutta did his B.E (ECE) in 2010 from MDU Rohtak and M.Tech in VLSI Design & Embedded Systems in 2012 from Manav Rachna International University, Faridabad. His area of interest includes Low Power VLSI Design, Embedded Systems and FPGAs. Presently he is doing his research work in the area of VLSI.



Dr. M. K. Soni did his B.Sc (Engg.) in 1972 and M.Sc (Engg.) in 1975 from REC Kurukshetra (Now NIT Kurukshetra) and thereafter completed his Ph.D from REC Kurukshetra (in collaboration with IIT Delhi) in 1988. He has a total 39 years of rich experience into Academics. His area of interest is microprocessor based control systems and digital

system design. He has more than 100 research papers in the International and National Journals to his credit. Presently he is Pro Vice Chancellor at Manav Rachna International University Faridabad.



Dr. Manisha Pattanaik is currently working as Associate Professor in ICT department of ABV-IIITM Gwalior. She is working with more than 75 Co-Researcher from Industry and Academia to create a globally educational excellence. She has authored and coauthored over 120 papers in journals and conference proceedings in various areas of VLSI

design, applications and in Electronics Design Automation. She is a member of IEEE, ISTE Institute of Electronics, Information and Communication Engineers (IEICE), WSEAS.

How to cite this paper: Umesh Dutta, M.K.Soni, Manisha Pattanaik, "Design and Analysis of Tunnel FET for Low Power High Performance Applications", International Journal of Modern Education and Computer Science(IJMECS), Vol.10, No.1, pp. 65-73, 2018.DOI: 10.5815/ijmeecs.2018.01.07