

# Simulation and Optimization of VHDL code for FPGA-Based Design using Simulink

Naresh Grover, M.K.Soni

Faculty of Engineering and Technology, ManavRachna International University, Faridabad, India grovernr@gmail.com, dr\_mksoni@hotmail.com

*Abstract*—Simulations and prototyping have been a very important part of the electronics industry since a very long time. In recent years, FPGA's have become increasingly important and have found their way into all kind of digital system design This paper presents a novel, easy and efficient approach of implementation and verification of VHDL code using Simulink and then to regenerate the optimized VHDL code again using Simulink. The VHDL code written for the complicated digital design of 32-bit floating point arithmetic unit has been synthesized on Xilinx, verified and simulated on Simulink. The same VHDL code in Modelsim was optimized using this approach and the optimized code so generated by Simulinkhas also been synthesized to compare the results. Power dissipations for both synthesized designs using Xilinx Power Estimator were also extracted for comparison.

*Index Terms*—Modelsim, Simulink, Simulation, Optimization.

# I. INTRODUCTION

Technologically, the basics of FPGA are the same as in most digital computing technology. The capacity, though, has increased tremendously. The amount of logical operations that a chip can contain, measured in the number of logical gates on the chip, has increased from a few thousand to millions. Even though the final product is a hardware component, the design and implementation of an FPGA-based system has strong similarities with software-based systems. A number of hardware description languages (HDL) or higher-level languages rather similar to software programming languages are typically used. This, together with the automated design tools, makes it very easy to define very complex functions. The steps of design use software tools to transform the design from one representation to another. The final output of the design process before configuring an actual device is a binary configuration code. FPGA device vendors have their own IDE (integrated development environment) tools that typically support at least the different design steps and simulation testing.

Despite the similarities with software design, aspects of hardware design must be understood by the designer. The levels of abstraction that a software-based system offers are not present in FPGA design. There is no system level or an operating system behind which the hardware issues are hidden. On the other hand, the complexity caused by the shared computing environment and interaction with other programs is absent. With both hardware and software aspects present, FPGA design and implementation can be characterized as "hardware implementation designed like software."It is quite commonly agreed in the literature that, for applications with strict reliability and safety requirements, a design life cycle similar to software should be used.

In recent years, FPGA's have become increasingly important and have found their way into digital system design.Efficient realization of any digital system using computation intensive algorithm is the combined effort of the adopted design methodology, optimization techniques and the targeted FPGA technology. Several design optimization techniques exists in literature which could be employed in FPGA-based design to realize efficient hardware. FPGA resource usage is an important measure of hardware cost (besides path delay and power consumption) [1].

Different techniques like pipelining, parallel processing and register balancing are employed to improve the maximum clock frequency, throughput and latency of the design. Techniques like resource sharing [2] and proper reset strategy [3] are employed to achieve area-optimal design. Itis very important to use design techniques that results in power efficient FPGA designs [4]. The various techniques like clock gating [5], asynchronous design [6], reducing clock speeds [7] etc. are used to optimize power.

This paper presents a novel approach of implementation and verification of VHDL code using Simulink and then to regenerate the optimized VHDL code again using Simulink. The VHDL code written for the complicated digital design of 32-bit floating point arithmetic unit [8]has been verified and simulated on MATLAB after synthesizing the same on Xilinx, The test bench was created for optimization through Simulink and optimized code so generated was again synthesized on Xilinx. The results of both in respect of device utility and power dissipation have been compared and presented.

The section II of the paper describes the Simulink model used for verification of VHDL code in Modelsim with its design steps, code device summary and codepower dissipation of VHDL code written for the complicated digital design of 32-bit floating pointarithmetic unit and finally depicts the simulation results. Section III of this paper presents the test bench model generated in Simulink for optimization and the sub-model created for this model. The device summary and power dissipation of theoptimized code have then been presented in the same section. The comparative report of various parameters for the original code and optimized code has been presented in Section IV and theconcluding remarks along with future scope have been finally presented in the Section V of this paper.

### II. VERIFICATION OF VHDL CODE USING MATLAB

Verification of VHDL code using Simulink of MATLAB requires compatible versions of MATLAB / Simulink and HDL Simulator 'Modelsim' to be loaded on the same system. The basic design steps to create Simulink model for verification of VHDL code in Modelsim HDL Simulator is shown in the work flow chart of Figure 1.



Fig.1: Design steps to create Simulink model for verification of VHDL code in Modelsim

The Simulink Model to generate and verify Floating Point arithmetic created is shown in Figure 2. Input 1 and Input 2 are the two 32 bit floating point inputs to the model and 'Select' is set to '01' for Adder, '11' for Divider and '10' for Multiplier. It also has a scope to view the output. A sub-system is created to launch the Modelsim Simulator from Simulink as shown in Figure 3.



Fig.2: Simulink model to generate and verify Floating Point Arithmetic



Fig.3: Simulink sub-systems to launch HDL Simulator

Double clicking the 'Launch HDL Simulator' in the Simulink model loads the test bench for simulation. The ModelSim Simulator opens a display window for monitoring the simulation as the test bench runs. The wave window in Figure 4 shows the simulation of two exponential inputs and Select set to '01'for 'adder' result as HDL waveform. Figure 5 shows the simulation of two decimal inputs for 'adder'. Figure 6 and 7 show the simulation of two decimal inputs for 'divider'. Figure 8 and 9 show the simulation of two decimal inputs for 'multiplier'.



Fig.4: Simulation result of decimal inputs 1.1 & 1.1 for 'adder' in Modelsim wave windo



Fig.5: Simulation result of decimal inputs 2.5 & 4.75 for 'adder' in Modelsim wave window

& •	Msgs		
🖅 🎝 /fp_alu/in1	32'h3F8CCCCD	32h40200000	32h3F8CCCCD
🖃 🍲 /fp_alu/in2	32'h3F8CCCCD	32h40980000	32h3F8CCCCD
₄/fp_alu/dk	0	ທານການການການການການການການການການການການການກາ	ՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠ
🖃 🥠 /fp_alu/sel	2'h3	2h1	2h3
🖅 🔶 /fp_alu/output1	32'h3F06BCA1	32h41440000	32h3F800000
🖅	33'h08099999A	33h082880000	)33h08099999A
	32'h3F9AE148	32h413E0000	32h3F9AE148
	32'h3F06BCA1	32h3F800000	
🖅 🔶 /fp_alu/in1_fpa	33'h07F19999A	33h080400000	33h07F19999A
💽	33'h07F19999A	33h081300000	33h07F19999A
Now	6300 ns		
		5400 ns 56	00 ns 5800 ns

Fig.6: Simulation result of decimal inputs 1.1 & 1.1 for 'divider' in Modelsim wave window



Fig.7: Simulation result of decimal inputs 2.5 & 4.75 for 'divider' in Modelsim wave window

<b>\$</b> 1•	Msgs						
🖽 🎝 /fp_alu/in1	32'h3F8CCCCD	32h40200000		32h3F8CCCCC			
🗐 🎝 /fp_alu/in2	32h3F8CCCCD	32'h40980000		32h3F8CCCCC			
/fp_alu/dk	0	າດຕາມປູດຕາມບານການ		່າກາກກາກກາກ			າທາກການ
🖅 🎝 /fp_alu/sel	2'h2	2h3		2h2			
🖃 👍 /fp_alu/output1	32'h3F9AE148	32h3F800000		32h3F9AE148			
	33'h08099999A	33'h082880000		)33h08099999	A		
	32'h3F9AE148	32h413E0000		32h3F9AE148			
	32'h3F06BCA1	32h3F\$00000			32h3F06BCA		
🖅 🔶 /fp_alu/in1_fpa	33'h07F19999A	33'h080400000		33°h07F 19999/			
王 - 🍫 /fp_alu/in2_fpa	33'h07F19999A	33'h081300000		33'h07F 19999/			
Now Now	8400 ns						
		/60	Uns	780	Uns	008	Jins

Fig.8: Simulation result of decimal inputs 1.1 & 1.1 for 'multiplier' in Modelsim wave window

<b>\$</b> -	Msgs			
∎- 🍌 /fp_alu/in1	32'h40200000	32h3F8CCCCD	32h40200000	
💽 🍌 /fp_alu/in2	32'h40980000	32h3F8CCCCD	32h40980000	
₄/fp_alu/dk	0	ທານທຸກທານທານ	ການການກາງການການການ	ການການການການການການການການການການການການການກ
💽 🍌 /fp_alu/sel	2'h2	2'h2		
₽-💠 /fp_alu/output1	32'h413E0000	32h3F9AE148	32h413E0000	
	33'h082880000	33h08099999A	33h08288000	0
	32'h413E0000	32h3F9AE148	32h413E0000	
	32'h3F800000	32h3F06BCA1		)32h3F800000
💽	33'h080400000	33h07F19999A	33h08040000	
🖅 🔶 /fp_alu/in2_fpa	33'h081300000	33h07F19999A	33h08130000	
·				
Now Now	9100 ns		and a second sec	
	0.00	8200 hs	8400 ns	8600 ns
	Uns			

Fig.9: Simulation results of decimal inputs for 2.5 & 4.75 'multiplier' in Modelsim wave window

Xilinx ISE 8.1 has been used as synthesis tool for VHDL program written for 32-bit floating point arithmetic unit as presented in [8] with a Virtex 4 as target device. The device utility summary and timing summary has been depicted in figure 10.

Xilinx - ISE - C:\Xilinx\FPU_OLD\F	PU_OLD.ise - [Synthesis Report]						
File Edit View Project Source Process Window Help							
🖸 👌 🖥 🕼 🕼 👔 👔 👔 默 默 默 默 默 题 🛛 🗸 🛠 🐇 🗟 🕼 🗠 🖬 🕅 🕷 wice utilization summary 🚽 🛜 🛛							
Sources ×	# BUFGP	: 1					
Sources for: Synthesis/Implementatid	<pre># IO Buffers # TBUF</pre>	: 98					
FPU_OLD A	# OBUF	: 32					
B D fo alu fo alu struct (							
fpa1 · fpa_seq · Beha +	Device utilization summary:						
< +							
🖹 Sources 👩 Snapshots 🕐	Salactad Davica / dvlv15af969_12						
Processes X	Selected Device : 4vixiSsiS03-12						
Processes:	Number of Slices:	1185	out of	6144	19%		
- Add Existing Source	Number of Slice Flip Flops: Number of 4 input IUTe:	333	out of	12288	28		
- Create New Source	Number of bonded IOBs:	99	out of	240	418		
- 📡 View Design Summary	IOB Flip Flops: 32						
E V Design Utilities	Number of GCLKs:	3	out of	32	9%		
B- () Synthesize - XST							
- 💽 🖉 View Synthesis Report	TINING DEDODT						
Vew RTL Schematic	TIMING REPORT						
View Technology Schema	NOTE: THESE TIMING NUMBERS ARE OF	OLY A SYNTH	ESIS ESI	TIMATE.			
Generate Post-Synthesis :	GENERATED AFTER PLACE-and-	ATION PLEAS ROUTE.	E REFER	TO THE	TRACE REPORT		
🗄 🚺 Implement Design							
🗄 🚺 Generate Programming File	Clock Information:						
Xilinx - ISE - C:\Xilinx\FPU_OLD\FP	J_OLD.ise - [Synthesis Report]						
File Edit View Project Source	Process Window Help						
000000000000000	)	)   N (N   M	🖌 🕅 svice ut	ilization summ	ay 🖬 🗟 🗄 🔲 (		
Sources X	GENERATED AFTER PLACE-and-ROU	TE.					
Sources for: Synthesis/Implementativ	Clock Information:						
E- @xc4vix15-12sf363							
🗄 🎧 🛱 fp_alu - fp_alu_struct (	Clock Signal	Clock buf	fer(FF n	ame)	Load		
- N fpa1 · fpa_seq · Beha +		+			+		
· · ·	_n00101(_n00101:0)	BUFG(*)(c	utput1_1	6)	302		
Sources 😵 Snapshots ( )	fpm1/_n01851(fpm1/_n01851:0)	BUFG(*)(f	pm1/mant	isa_roun	d_2)  31		
Processes X	(#) These 2 clock sizes](s) are set	+			+		
Processes:	and XST is not able to identify whi	ch are the	primary	clock si	gnals.		
Add Existing Source	Please use the CLOCK_SIGNAL constra	int to spec	ify the	clock si	gnal(s) generat		
-∑ View Design Summary	Timing Summary:						
🖲 🎾 Design Utilities							
User Constraints	Speed Grade: -12						
ter (Val Synthesize - XS I	Minimum period: 4.813ns (Maximum	Frequency:	207.788	MHz)			
View RTL Schematic	Minimum input arrival time befor	e clock: 48	.274ns				
- 🔂 View Technology Schema	Maximum output required time after clock: 4.007ns Maximum combinational path delay: No math found						
Check Syntax		-					
Generate Post-Synthesis	Timing Detail:						
🗄 🚺 Generate Programming File	All values displayed in nanoseconds	(ns)					

Fig.10: Device Utilization Summary Report and Timing Summary of initial VHDL code 32-bit Floating Point Arithmetic Unit

# Code Power Evaluation

Power has been estimated using the Xilinx Power Estimation at the synthesis phase of the design cycle so that power estimation can be observed. The XPower Estimator Report for the 32-bit Floating Point Arithmetic Unit VHDL code has been depicted in Figure 11.

	С	DE	F	G H	1	J	К	L
1	🖄 XPower Estimator (XPE) - 11.1						XILINX'	
2								
3								
4		Block Sum	mary	Voltage S	Source Sur	nmary		
5	XC4VLX05	Block	Power	Source	Voltage	Power	$l_{cc}(A)$	lccs (A)
6	S F 26 3	CLOCK	0.008	Vссінт	1.20	0.089	0.006	0.068
7	Commercial	LOGC	0.000	Vccaux	2.50	0.078	0.000	0.031
\$	Typical	0	0.000	Vcco3.3	3.30	0.000	0.000	0.000
9	Stepping 2	2RAM	0.000	Vcco 2.5	2.50	0.000	0.000	0.000
10	on	DCM	0.000	Vcco 1.8	1.80	0.000	0.000	0.000
11	50.0	PMCO	0.000	Vcco 1.5	1.50	0.000	0.000	0.000
12	250	OSP	0.000	Vcco 1.2	1.20	0.000	0.000	0.000
13	Medium Profile	PRC .		Уссанхтх	1.20	0.000	0.000	0.000
14	6.5	NGT		VCCAUXRX	1.20	0.000	0.000	0.000
15	Medium (10"x 10")	EVAC		VTTX	1.50	0.000	0.000	
16	12 to 15			VTRX	1.50	0.000	0.000	
17	5.6							
18				0		2	Read in Rela	
19	<u> </u>	Power Sum	mary	a			HALE TO LAN	
20	4.3	Guiescent( W	0.159	😭 inge	it for JPE	2	Set Topple Ra	ta
21	99.3	Dynamic (W)	0.008					
22	50.7	Total (W)	0.167	A dvar	nced Opliana	0	Set Default Co	xk
24								

Fig.11: The XPower Estimator Report for the 32-bit Floating Point Arithmetic Unit un-optimized VHDL

# III. TEST BENCH MODEL IN SIMULINK FOR OPTIMIZATION

For implementing a test bench, the design in linked with a subsystem block and test bench is applied as shown below:



The test bench model generated in Simulink for optimization and the sub-system created for the model has been shown if Figure 12 and Figure 13 respectively.



Fig.12: Test bench model in Simulink for optimization

	🚽 gm_eighteenth0_mq/Subsystem *									
File	Edit	View	Simulation	Format	Tools	Help				
D	6	8	X 🖻 🛍	44	Ŷ	220		10.0	Nomal	•







Xilinx - ISE - C:\Xilinx\FPU_Optimize	ed/FPU_Optimized.ise - [Synthesis Report]						
🗋 File Edit View Project Source I	] File Edit View Project Source Process Window Help						
0 👌 🖥 🖉 🖉 🖉 🖉	)   # 11 (11 (11 (11 (11 (11 (11 (11 (11 (1	10 01 A 🕷	. 88				
Sources X Sources for: Synthesis/Implementation FPU_Cotinated A B (2)xxx4x1512x303 B (2)xx4x1512x303 B (2)xx5x1512x303 C (2)xx5x1512x30 C (2)x5x1512x30 C (2)x5x1512x30	IINING REPORT NOTE: THESE TIMING WUMBERS ARE OULY FOR ACCURATE TIMING INFORMATI GENERATED AFTER FLACE-and-BOU Clock Information:	A SYNTHESIS ESTIMATE. ON FLEASE REFER TO THE TR TE.	ACE REPORT				
Sources Snapshots	Clock Signal	Clock buffer(FF name)	Load				
Processes:	clk	BUFGP	332				
Ad Existing Source     Cease Herr Source     Cease Herr Source     View Design Simmary     View Design Utilities     View Contraints     View Contraints     View RTL Schematic     View RTL Schematic     View Technology Schema     View Technology Schema	Timing Summary: 	Frequency: 207.768MHz) e clock: 23.523ms er clock: 3.935ms : 4.510ms	*******				

Fig.14: Device Utilization Summary Report and Timing Summary of Optimized VHDL code 32-bit Floating Point Arithmetic Unit

The VHDL code generated for the optimized block was again synthesized successfully using Xilinx ISE 8.1 and the power dissipation for the synthesized optimized code has been extracted using Xilinx Estimator 11.1. The reports of optimized code device utilization & timing summary optimized code power evaluation have been shown below in Figure 14 and Figure 15 respectively.



Fig.15: The XPower Estimator Report for the 32-bit Floating Point Arithmetic Unit VHDL

# IV.COMPARISON

The results of implementation of the novel approach of optimization using MATLAB of the VHDL code of complicated digital design of 32-bit floating point arithmetic unit have been compared for the original initial code with the optimized code in respect of various parameters and have been tabulated in Table1.

Table1: Comparison of Parameters for Initial and Optimize code

S. No.	Parameters	Initial Code	Optimized Code
1	Number of Slices	1185 out of 6144 19%	422 out of 6144 6%
2.	Number of Slice Flip Flops	333 out of 12288 2%	332 out of 12288 2%
3	Number of 4 input LUTs	2175 out of 12288 17%	781 out of 12288 6%
4	Number of bonded IOBs	99 out of 240 41%	102 out of 240 42%
5	Number of GCLKs	3 out of 32 9%	1 out of 32 3%
6	Minimum period	4.813ns	4.813ns
7	Maximum Frequency	207.788MHz)	207.788MHz)
8	Minimum input arrival time before clock (Setup Time)	48.274ns	23.523ns
9	Maximum output required time after clock (Hold Time)	4.007ns	3.935ns
10	Power	167mW	164mW

The following bar charts depicts the saving in number of slices, flip flops, LUTs and GCLKs after optimization in Figure 16 (a), the minimum input arrival time before clock and maximum output required time after clock in Figure 16 (b) and power estimated in Figure 16 (c).



Fig.16(a): Bar Chart- Comparison of Parameters of original and optimized code



Fig.16(b): Bar Chart- Comparison of Parameters of original and optimized code



Fig.16(c):Bar Chart- Comparison of Parameters of original and optimized code

## V. CONCLUSION AND FUTURE SCOPE

The new approach of giving the optimal solution for the given digital design has been successfully implemented and has shown very encouraging result. The comparative study shows the following improvements in the required number of slices, LUTs, GCLKs, set-up time, hold time and power saving for the digital design:

- 1. Required no. of slices decreased by 13%
- 2. Required no. of 4-input LUTs decreased by 11%
- 3. Required no. of GCLKs decreased by 6%
- 4. Set-up time improved by 24.751ns
- 5. Hold Time improved by 0.027ns
- 6. Power has been improved by 3mW.

As the number of slices and LUTs gets reduced after optimization, the area required for digital design gets reduced and by improving the set-up and hold time the speed automatically gets improved and it is also showing the reduction in the power, thereby giving the optimal solution for the digital system design.

Here the built-in optimization technique of MATLAB has been used for generating the optimized VHDL code; by further apply other available techniques and methods like Genetic Algorithm (GA) Ant Colony Optimization (ACO), Particle Swam Optimization (PSO) etc. one may get still better results in respect of either of area, speed and power.

#### REFERENCES

- [1] Shi, C., Hwang, J., McMillan, S., Root, A., and Singh, V., "A System Level Resource Estimation Tool for FPGAs", International Conference on Field Programmable Logic and Applications (FPL), 2004.
- [2] Xilinx Inc., Synthesis and Simulation Design Guide. June 2008.
- [3] P. Garault and B. Philofsky, "HDL Coding Practices to Accelerate Design Performance," Xilinx White Paper, wp231, pp. 1–22, Jan 2006
- [4] F. Li, D. Chen, L. He, and J. Cong, "Architecture evaluation for powerefficient FPGAs," Proc.OftheACM/SIGDAInternational.Symposium onFieldProgrammable Gate Arrays, Feb. 2003,pp.175–184.
- [5] Y. Zhang, J. Roivainen, and A. Mammela, "Clock–Gating in FPGAs: ANovel and Comparative Evaluation," Proc. of 9th EUROMICRO Conf.on Digital System Design (DSD'06), 2006, pp. 584–590.
- [6] R. Manohar, "Reconfigurable asynchronous logic," Proc. of IEEE Custom Integrated Circuits Conf., Sept. 2006, pp. 13–20.
- [7] ActelCorp., "Designing for low power in ActelAntifuseFPGAs," Application Note AC140, pp. 1–8, Sept. 2000.
- [8] Naresh Grover, M.K.Soni," Design of FPGA-based 32-bit Floating Point Arithmetic Unit and verification of its VHDL code using MATLAB" IJIEEB, MECS pp 1-14, Jan 2014.
- [9] Simulink HDL Coder 1; User's Guide; 2006-2010 by the MathWorks, Inc.
- [10] Hikmat N. Abdullah and Hussein A. Hadi "Design and Implementation of FPGA Based Software Defined Radio Using Simulink HDL Coder". Engineering and Technology Journal, Iraq, ISSN 1681-6900 01/2010; Vol.28 (No.23):pp.6750-6767.
- [11] R. Nanda, C.H. Yang and D. Markovic "DSP Architecture Optimization in MATLAB/Simulink Environment" in Proceedings International Symposium VLSI Circuits June 2008 pp 192-193.



Naresh Grover did his B.Sc (Engg.) in 1984 and M.Tech in Electronics and Communication Engineering in 1998 from REC Kurukshetra (Now NIT Kurukshetra). He has a rich experience of 29 years in academics. He has authored two books on Microprocessors and is a co-author for a book on Electronic

Components and Materials. His core area of interest is Microprocessors and Digital System Design. Presently he is doing his research work in the area of FPGA based digital system designs.



**Dr. M. K Soni** did his B.Sc (Engg.) in 1972 and M.Sc (Engg.) in 1975 from REC Kurukshetra (Now NIT Kurukshetra) and thereafter completed his Ph.D from REC Kurukshetra (in collaboration with IIT Delhi) in 1988. He has a total 40 years of rich experience into Academics. His area of interest is microprocessor

based control systems and digital system design. He has more than 100 research papers in the International and National Journals to his credit. Presently he is Executive Director & Dean, Faculty of Engineering and Technology, ManavRachna International University, Faridabad.