

Area & Power Optimization of Asynchronous Processor Using Xilinx ISE & Vivado

Archana rani

Faculty of Engineering and Technology, Manav Rachna International University, Faridabad, India Email: Archana.bhatia.pec@gmail.com

Dr. Naresh Grover

Faculty of Engineering and Technology, Manav Rachna International University, Faridabad, India Email: dean.academics@mriu.edu.in

Received: 27 October 2017; Accepted: 08 January 2018; Published: 08 July 2018

Abstract—As the technology era has been changing, the designing pattern of an IC is also changing. An IC designing is now divided into two definite fields i.e. Front-End design and Back-End design. The Front-End design is using HDLs (Hardware Description Languages i.e. VHDL or Verilog) and the verification of those ICs, whereas the Back-End Design is related to the Physical Design techniques. But both of the IC design techniques required some extra efforts in terms of their Speed, Shape, and Size, which needs the Optimization efforts. This paper deals with the area and power optimization efforts in terms of the logic utilization by using XST & Vivado Tools. After applying area optimization techniques i.e. Logic Optimization, LUT mapping and Resource Sharing etc. on already designed asynchronous microprocessor to be used as model for proposed optimization, reasonable results in terms of power and area utilization have been achieved.

Index Terms—FPGA, Microprocessor design, Optimization, Xilinx Synthesis Tool (XST) and Vivado.

I. INTRODUCTION

An IC design engineer has to always go through the beneath of the design logic to the commercialized view of the Fabricated IC. Though, this process requires lots of creativity, enthusiasm and efforts and all of that in a specified time of the frame. The Time-of-Frame is the keynote for any kind of the new IC design approach. Thanks to VLSI technology advancement that we are in an era where we can choose either the early phase of the design or the last phase of the design. Every design phase has their limitations and challenges. This work is much focused on the front-end part of the IC design technology by using FPGAs. Now a day's FPGA is the need for the digital systems design. The main reasons for using FPGAs in modern digital system designs are:

• Design Test & Check: The reconfigurability of FPGAs provides a working chip immediately, once programmed and configured.

- Prototyping: The FPGAs can be used as a final design prototyping. It can be used as the final design from prototype to product, which is much easier and always reduces the budgeting.
- Reprogrammable: The single FPGA device can be utilized in various designs and reduces the NRE costs.

This paper shows the features of FPGA based digital system design, their primary goals and techniques, the major challenges while designing with the FPGAs. The optimization techniques and design tools for that purpose. The complete work has been carried out on the 32-bit Asynchronous Processor which previously designed by us.

II. FPGA - BASED DIGITAL SYSTEM DESIGN

The uses of FPGAs are increasing exponentially for Digital System design because of their reprogrammable and reconfigurable feature while on the field. Also, there are various fields of the FPGA family's availability in the present scenario. However, now-a-days FPGAs have various features that make them adaptable to all types of available technologies. But also it is bitter truths that while choosing the FPGAs, the designer always has to set their primary objectives (specifications). Some of the objectives are discussed below:

A. Goals and Techniques

The foremost objective that should be achieved by an FPGA based digital system design is the Logical function that is going to be implemented. For this, the designer may opt various digital design technologies in order to achieve the desired operation.

i. Performance: The performance is another objective that should be achieved either in terms of the throughput and latency. However, most of the time it is measured by the Clock rate of the design.

ii. Power/Energy: Most of the digital based system designs are Battery Powered. Thus, the chip should have some energy or power budget. The system always

dissipates some Energy even if the system is not on the direct power rails. Thus the heat dissipation increases money and must be controlled.

iii. Design Time & Cost: The design time always plays a critical role while writing the logic designs. The design time must be control by FPGAs because they are standard parts. The FPGAs have numerous advantages in design time. They can be used as a separate component in the final design, they can also be used as a prototype and they can be programmed quickly. The design time is one important component of the design.

B. Design Challenges

i. Multiple levels of abstraction: The digital system design always requires the refining of its working through many levels of details. The design always starts from the specification of the system must do; the designer then creates an architecture which performs the required functions and then breaks the architecture into a logic design.

ii. System Design Costs: The design costs also matters with the use of software needed to design and may also be in performance or power consumption of the final FPGA based system.

iii. Design time: As the competitive electronics market is growing, the design time for the chip must be faster in order to reduce NRE costs and to increase the revenue.

C. Requirements and specifications:

The term requirement means a written description of what the system is to do - for example "Asynchronous Processor design", in this paper. Also, the term specification is the more formal description of the function, such as simulation results of the functionality. Attributes, like Device Utilization, power consumption. Processor specification: 32-bit data, 32-32-bit temporary registers, RAM or ROM blocks.

III. DESIGN EXAMPLE OF PROCESSOR ARCHITECTURE

The asynchronous processor internal operation is segmented into five pipeline stages and in each of them the operations of the tasks will be performed in the normal (identified with the ID block), execution of the operation (identified with the EX block), memory access (identified




Fig.1. Processing Stages

cycle of an instruction, i.e. search of the instruction (identified with the IF block), decoding of The instruction with the MEM block) and storage of the operation result (identified with the WB block).

The first stage is Instruction Fetch that comprises of Instruction Memory, Program Counter, and Instruction Register. In this stage, a program counter will extract the next instruction from a location in program memory. It updates the program counter value with the next instruction location sequentially or the location determined by a branch. The second stage is instruction decoding which comprises of a register file and the extender (sign & Zero). This stage determines the values on which the control lines should be set as per the instruction. The third stage is the instruction execution stage, where ALU and necessary parts will come into action. In this stage, the instruction is actually sent to the ALU and branch locations are also calculated. The fourth stage is Memory execution stage for accessing of data from system memory. Finally, in Write back stage the values/data written back to the register(s).

A. Feature of Naval Processor Architecture

The 32-bit asynchronous processor has the capability of handling all types of instructions i.e. I-Type, R-Type, Jump Instructions and also multiply instructions packet. The multiplied result is stored until is needed irrespective of other instructions follows. The proposed processor is using separate memory for instructions and Data. The capacity of instruction memory i.e. ROM is of 8192*32 in which 8192 are representing the locations where instructions are to be stored with 32-bit data. The structures of instructions are as per ISA (instruction set Architecture). For all stages, there is only one clock cycle needed, while the data memory has the capacity of 64K. Both memories are functioning in falling pulse. The other pulses are used for developing the necessary functions just like pipelining in order to make our processor core faster and much flexible. All I-type instructions are part decoded in the first stage and all R-type instructions are part decoded in ALU control unit. This reduces the complexity of main control unit. The complete processor core is designed in Xilinx ISE 14.x tool. The so far studied processor architectures do not contain all instruction in a single architecture especially (Jump & Multiply instructions). Also while designing the whole processor core much more attention is given to design the proposed processor in such a way to optimize the core for much better results in terms of Area, Power or Delay.

Figure 2 shows the internal architecture of Asynchronous processor, In this processor, fetching the instruction pointed by the Program counter goes to the next unit called decoder which generates the different values of the memory location, as per the instruction fetched from the previous unit. During this control unit has been designed in order to synchronize the various other units such as ALU, data memory or general purpose registers to properly execute the desired instruction. There are other units named as ALU, data memory, and some multiplexers to complete the execution cycle.




Fig.2. Internal Architecture of Asynchronous Processor

IV. DESIGN OPTIMIZATION TECHNIQUES & TOOLS

Each FPGA device contains the LUTs as their basic logic implementation unit. Now a day there are various FPGA families available in the market. Each FPGA device has different internal orientation some are also embedded with some hardcore or soft-core processor architecture, Clock management tiles, large DSPs Slices for high-speed multiplication, RAM or ROM blocks etc. Every time the designer has to well equip with the internal organization of the selected FPGA device(s). In order to create or design their logic in such a way that the digital system must be adaptable to any selected FPGA device, the design must fully utilize the internal resources of the FPGA Fabrics, the Placement and Routing of the entire internal cells must be cleared by the DRC etc. Thus the optimization of any logic is still a very wide area of interest for many FPGA designer and researchers. Although the optimization algorithm always upgraded or enhanced by the researchers the basic classification is the same.

In order to write complex circuit description, the designer must ensure that the logic meets all the nonfunctional requirements while maintaining its logical correctness. The designer does this today by using the tools, which help them to optimize a logic description. Initially, the designer has to describe the logical function as simple as possible. The designer then relies on optimization tools to transform that logical description to meet their other goals without breaking the original functions. It is important to have a basic understanding of how these tools work in order to make the best use of them. To obtain the desired results doesn't mean that the designer simply clicks the Synthesis option in available EDA Tool. For the desired results the designer must have the knowledge of how the tools work. There are some techniques discussed below:

A. Mapping to an FPGA

This is the foremost thing a designer must use to do. They clearly have to choose an FPGA to map their design into it. The knowledge of the FPGA brand & family of FPGA is not enough to transform the logic into a configuration. As there are various FPGA families available with different numbers of logic elements (which also changes the amount of interconnect on the chip); different numbers of I/O pins. The FPGA size is generally described by the number of Logical Elements (LEs) or LUTs and the number of pins on the device. Most of the time, the LEs on the chip relative to the number of pins. Also, it may possible, that the same number of pins may be provided in more than one type of package. The chip may have several LEs in terms of Primitive blocks i.e. Accumulator, RAM or ROM blocks, DSP blocks, and Multipliers etc. It is the responsibility of the designer to use or choose them properly when the optimization is the primary concern. This type of optimization is also known as LUT or Technology mapping.

B. Logic Optimization

Writing the logical function to build in hardware is the first step in digital design. It is also known as logic synthesis. It is basically a rewriting process to improve nonfunctional characteristics of logic the size performance and/or power while maintaining its primary function. The logic optimization can be used either in the combinational circuits or sequential circuits. The combinational circuit can be optimized by using the laws of Boolean algebra to simplify the logic or may use don't cares to improve the logic or may also add common factors to reduce the size or eliminate levels of logic to increase performance without disturbing their primary functionality. While, the sequential circuit can be optimized by using the safe implementation of FSM, by providing the synchronous reset for the proper functioning of the states.

C. Physical Optimization

The physical optimization always comes into action after the designer has rewritten the logical functions for the selected device. Most of the time, it is Technology specific i.e. as per the Target Device. Basically, this optimization is divided into placement and routing of the design on the chip. This optimization mostly used to be done by the synthesis tool only. During the Placement phase, the available gates are selected to implement each piece of the logic. Also in this, the designer can use the LUT combining for merging the LUT pairs with same inputs into single dual- multiple output LUTs in order to improve design area. However, it may reduce the design speed. During the Routing, it binds the various logical gates in order to achieve the proper performance. It is basically used when the timing requirement is much necessary.

V. OPTIMIZATION USING XST




Fig.4. The Flow of Files through the XST software

XST is using in Xilinx ISE tool where a designer uses to enter their logic in textual format with the help of HDLs i.e. VHDL or Verilog. As for any type of optimization such as a Sequential circuit or combinational circuit optimization designer have to provide some constraints e.g. don't care conditions, FSM extraction etc. Sometimes they also use the block primitives which are named as IP core for any specific FPGA device. After providing all these details we get two graphical output i.e. RTL viewer and Technology-specific viewer and one text log files.

A. XST Detailed Design Flow

The following figure 5 shows each of the steps that take place during XST synthesis. The following sections describe each step in detail.




Fig.5. XST Detailed Design Flow

In the first stage, XST checks the correctness for in the VHDL/Verilog code and then generates the report which may contain the Syntax errors. This is known as HDL Parsing. Next XST analyzes the HDL codes in order to generate specific building blocks e.g. MUXs, RAMs, Adders etc. So in this way, it creates an efficient technology implementations environment. Sometimes XST also conducts a resource sharing check in order to reduce the amount of inferred building blocks or macros this may reduce the area and increases the clock frequency. The XST also performs the Finite State Machine (FSM) recognition during HDL synthesis. In order to generate the most efficient implementation, there should be target optimization goals in terms of Area or Speed. For generating the efficient optimization we have to set the global parameters, such as the optimization goal or effort level. We modify the synthesis properties in the Synthesize Process Properties dialog box.

Category
- Synthesis Options B HDL Options - Xilinx Specific Options

Fig.6. Synthesis Option Properties

1	Heardry	⁸ Process Properties - Synthesis	Options		X
8	- 🖗 Asın_32 B- 💭 xelskir45t-3fgg484	Category	Switch Name	Property Name	like 🛓
80			-apt_node	Optimization Goal	Şreed 🗾
	🕀 🚺 ALU, m - ALU - Behavioral (D:1		-apt_level	Optimization Effort	Yomal 🗾
2	🕀 🚺 Inen jilock jn - Inen jilock -		-pover	Power Reduction	D
	🕀 🚺 Reg_blog_n - Reg_block - Bet		ic	Use Synthesis Constraints File	7
2	🕀 🚺 Dr. m - Drn - Behanioral (D:)). 🕀 🚺 Mux put - Mux put block - Be		u	Synthesis Constraints File	
	e. 🖥 variar variariter ve		kep_hierarchy	Keep Herarchy	10 X.
	4		4.11	and the second second	
•	No Processes Running				Property display level: 🖌 🖌 Display switchmanes Default
	Processes: main - Behavioral				OK Cancel Apply Help
15	- 🖞 Design Sunnary/Reports				

Fig.7. Global Parameters Settings in XST

At the Low-Level Optimization step, XST performs the technology-specific implementation by transforming the generated building blocks or macros and general glue logic. The glue logic is different for the FPGAs and CPLDs. During low-level optimization for FPGAs, XST infers specific components, such as the following:

- Carry logic (MUXCY, XORCY, MULT_AND)
- RAM (block or distributed)
- Shift Register LUTs (SRL16, SRL32)
- Clock Buffers (IBUFG, BUFG, BUFGP, BUFR)
- Multiplexers (MUXF5, MUXF6, MUXF7, MUXF8)
- Arithmetic Functions (DSP48, MULT18x18)

iðor.	Switch Name	Property Name	Value
Synthesis Options HDL Options	-fsm_extract, -fsm_encoding	FSM Encoding Algorithm	Auto
HDL Options Xirx Specific Options	-safe_implementation	Safe Implementation	Auto No Paore LUT
	widcase	Case Implementation Style	None
	-fsm_style	FSM Style	LUT
	-ram_extract	RAM Extraction	र्घ
	-ram_style	RAM Style	Auto
	rom_extract	ROM Extraction	म
	-rom_style	ROM Style	Auto
	-auto_bram_packing	Automatic BRAM Packing	ir
	-siveg_extract	Shift Register Extraction	प
	-shreg_min_size	Shift Register Minimum Size	2
	resource_sharing	Resource Sharing	प
	-use_dsp48	Use DSP Block	Auto
	-async_to_sync	Asynchronous To Synchronous	ir -
			Property display level: Advanced 💌 🕫 Display witch names

Fig.8. Logic Optimization using XST

- Synthesis HEL Optio Xiinx Spec	-tobuf		Value
		Add 1/O Buffers	<u>र</u>
	-max_fanout	Max Fanout	100000
		Number of Clock Buffers	26
			P
	-equivalent_register_removal	Equivalent Register Removal	<u>य</u>
			No
	-move_frst_stage	Move First Flip-Flop Stage	N
	-iob	Pack I/O Registers into 108s	Auto
		LUT Combining	Auto
		Reduce Control Sets	Auto
		Use Clock Enable	Auto
		Use Synchronous Set	Auto
	-use_sync_reset	Use Synchronous Reset	Auto
	-optimize_primitives	Optimize Instantiated Primitives	

Fig.9. Advanced Optimization Technique using XST

The use of technology-specific features may come from a macro implementation mechanism or from general logic mapping. Due to mapping complexity issues, not all available FPGA features may be used. The FPGA synthesis flow supports advanced design and optimization techniques, such as Register Balancing.

VI. RESULTS ANALYSIS

In This paper, work is based on same optimization rules as discussed in previous sections. All rules are applied on 32-Bit Asynchronous Processor with Xilinx XST. This section shows enhancement of design in terms of area and power. This work has been carried out on SP605 Evolution Board for design implementation. However, this design and its optimization are so generalized that it can adhere to any FPGA family. The design also implemented and optimized using Vivado for Virtex-7 FPGA device.

Table 1. Post Synthesis Device Utilization using XST -Before
Optimization

Logic Utilization	Used	Available
Number of Slice Register	1991	54576
Number of Slice LUTs	2165	27288
Number of Fully used LUT- FFs- Pairs	833	3226
Number of Block RAM/FIFOs	5	116
Number of DSP48A	4	58

Table 2. Post Synthesis Device Utilization using XST- After Optimization

Logic Utilization	Used	Available
Number of Slice Register	1652	54576
Number of Slice LUTs	1921	27288
Number of Fully used LUT- FFs- Pairs	739	3226
Number of Block RAM/FIFOs	38	116
Number of DSP48A	4	58

The table 1 &2 shows that after applying the optimization rule, the Slice register utilization is reduced by 17%, the utilization of LUTs is reduced by 11% and also reduction in LUT-FFs Pair by 11%. The post Implementation result is showing the final utilization of Fabric resources inside the FPGA device.

Figure 10 shows that before applying the optimization the resources are used but due to not proper LUT mapping, it shows the less condensed utilization. And it also may be due to the improper code or logic mapping as per the target FPGA device i.e. SP-605.




Fig.10. Post Implementation view using FPGA editor - Before Optimization




Fig.11. Post Implementation view using FPGA Editor- After Optimization

The figure 11 shows that after applying the optimization rules the design is more condensed and fully placed and routed.

The below figures 12 &13 show the same design implemented and Optimized using same rules as above but other than XST i.e. Xilinx Vivado. This tool is basically used for new and Advanced FPGA devices preferably for Virtex-7, Kintex-7, and Artix-7 FPGA device families. The Vivado tools have been used for the same 32-bit asynchronous Processor system design and same optimization rules to implement the design into the Virtex-7 FPGA device.

-			
Resource	Estimation	Available	Utilization %
LUT	1720	303600	0.5
FF	1618	607200	0.27
BRAM	6	1030	0.58
DSP	4	2800	0.14
IO	40	600	6.67
BUFG	5	32	15.62

Fig.12. Post Synthesis Device Utilization by Vivado before Optimization.

tilization - Post-S	ynthesis					1	
Resource	Estimation		Available		Utilization %		
LUT		1638		303600		0.54	
FF		1755		607200		0.29	
BRAM		3		1030		0.29	
DSP		4		2800		0.14	
10		40		600		6.67	
BUFG		1		32		3.12	

Fig.13. Post Synthesis Device Utilization by Vivado- After Optimization.




Fig.14. Post Implementation - Before Optimization




Fig.15. Post Implement Design - After Optimization.




Fig.16. Power Summary- Before Optimization




Fig.17. On-chip Power Summary- Before Optimization

Total On-Chip Power:	3.949 W	
Junction Temperature:	30.5 ℃	
Thermal Margin:	54.5 ℃ (37.4 W)	
Effective dJA:	1.4 °C/W	
Power supplied to off-chip devices:	0 W	
Confidence level:	Low	

Fig.18. Power Summary - After Optimization

	Dynamic: 3.670 W (93%)	
	35% Signals: 1.290 W (35%)	
93%	Logic: 0.850 W (23%)	
5576	BRAM: 0.172 W (5%)	
	DSP: 0.095 W (3%)	
	34% I/O: 1.263 W (34%)	
7% Summary C	Device Static: 0.279 W (7%)	

Fig.19. On-chip Power summary- After Optimization

VII. CONCLUSION

FPGAs are the most advent devices for digital system design consideration because of its cost and reprogram ability. By taking these things into consideration this work is designed for 32-bit asynchronous processor system. After complete synthesization and simulation using Xilinx ISE and Vivado, work have been started for Area Optimization for the previous design. After researching various papers, Logic Optimization, LUT mapping, Resource Sharing, Register Balancing has been applied.With the use of these optimization techniques the logic has been optimized considerably 7-12% and also improved power response. However, In future, this can be further optimized by using recent or upcoming techniques. Also, this work can be further expanded by using the fault tolerant scheme such as TMR(Triple mode redundancy), BCH codes.

REFERENCES

 Matthew French, Li Wang, Tyler Anderson, Michael Wirthlin "Post Synthesis Level Power Modeling of FPGAs" Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05) 2005 IEEE.

- [2] Maico Cassel, Fernanda Lima Kastensmidt "Evaluating One-Hot Encoding Finite State Machines for SEU Reliability in SRAM-based FPGAs" Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS'06)
- [3] Jason Cong Bin Liu, Stephen Neuendorffer, Juanjo Noguera, Kees Vissers, and Zhiru Zhang "IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, VOL. 30, NO. 4, April 2011.
- [4] B.G. Kim, and D.L. Dietmeyer, "Multilevel logic synthesis of symmetric switching functions," *IEEE Trans. on CAD*, Vol. 10, No. 4, pp. 436-446, April 1991.
- [5] L. Yan, T. Srikanthan, and N. Gang, "Area and Delay Estimation for FPGA Implementation of Coarse-Grained Reconfigurable Architectures," *LCTES*, Ottawa, Ontario, Canada,pp.182–188, 2006.
- [6] D. Kulkarni, Walid A. Najjar, R. Rinker and F. J. Kurdahi, "Compile-Time Area Estimation for LUT-Based FPGAs," ACMTODAES, Vol. 11, No. 1, pp. 104–122, 2006.
- [7] A. Mishchenko, S. Chatterjee, R. K. Brayton, "Improvements to Technology Mapping for LUT–Based FPGAs," *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 26, No. 2, pp. 240– 253, Feb. 2007.
- [8] D. Chen, J. Cong, Y. Fan, and Z. Zhang, "High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs,"*ASPDAC'0*, Yokohama, Japan, pp. 529-534, 2007.
- [9] Pablo Gonz ález de Aledo Marug án, Javier Gonz ález-Bayón and Pablo Sánchez Espeso, "Hardware performance estimation by Dynamic Scheduling"; in Proc. FDL, 2011, pp.1-6.
- [10] Michael Kunz, Martin Kumm, Martin Heide, Peter Zipf, "Area Estimation of Look-Up Table Based Fixed-Point Computations on the example of a Real-Time High Dynamic Range Imaging System" In 22nd International conference on Field Programmable Logic and Applications(FPL), pages 591-594, Aug 29-31 2012.
- [11] A. M. Smith, G. A. Constantinides, and P. Y. K. Cheung, "Integrated floorplanning, module-selection, and architecture generation for reconfigurable devices," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 16, no. 6, pp. 733–744, Jun 2008.
- [12] J. Luu, I. Kuon, P. Jamieson, T. Campbell, A. Ye, M. Fang, and J. Rose, "Vpr 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling," in *Int'l Symp. on Field-Programmable Gate Arrays*, Feb. 2009, pp. 133–142.
- [13] E. Ahmed and J. Rose, "The effect of LUT and cluster size on deep-submicron FPGA performance and density," *IEEE Trans. on Very Large Scale Integration (VLSI) Systems*, vol. 12, no. 3, pp. 288–298, Mar. 2004.
- [14] H. Q. Dao, B. R. Zeydel, V. G. Oklobdzija: "Energy minimization method for optimal energy-delay extraction" Proceedings of European Solid-State Circuits Conference, p. 177-180, 2003.
- [15] Naresh Grover, M.K.Soni," Simulation and Optimization of VHDL code for FPGA-Based Design using Simulink" *I.J. Information Engineering and Electronic Business*, 2014, 3, 22-27.

Authors' Profiles



Ms. Archana Rani Bhatia is a Ph.D. Scholar from Manav Rachna International University, Faridabad. Had completed Post Graduation in Electronics Product Design and Technology from Punjab Engineering College Chandigarh in 2008 and did Graduation in Electronics and Communication Engineering in

2005 with sound working experience over 6.6 years in various electronic works, related to Teaching, Research & Industry side.



Prof. (Dr.) Naresh Grover did his B.Sc (Engg.) in 1984 and M.Tech in Electronics and Communication Engineering in 1998 from REC Kurukshetra (Now NIT, Kurukshetra). He has a rich experience of 33 years in academics. He has authored two books on Microprocessors and is a co-author of a book on Electronic

Components and Materials. His core area of interest is Microprocessors and Digital System Design. Presently he is Dean-Academics at Manav Rachna International University, Faridabad.

How to cite this paper: Archana rani, Naresh Grover," Area & Power Optimization of Asynchronous Processor Using Xilinx ISE & Vivado", International Journal of Information Engineering and Electronic Business(IJIEEB), Vol.10, No.4, pp. 8-15, 2018. DOI: 10.5815/ijieeb.2018.04.02